

Wednesday, September 17

Room A	Room B	Room C	Room D	Room E	Room F	Room G
A-3: Advanced Silicon Devices and Device Physics -High-k Technology I- (9:00-10:30) Chairs: M. Ogawa (Kobe Univ.) T. Mogami (NEC)	B-3: Non-Volatile Memory Technologies -Non-Volatile Memory III- (9:00-10:20) Chairs: K. Takasaki (Fujitsu Labs.) H. Takada (Mitsubishi Electric)	C-3: Silicon Process / Materials Technologies -Memory Technology- (9:00-10:30) Chais: T. Kobayashi (Sony) I. Asano (Elpida)	D-3: Silicon-on-Insulator Technologies -SOI Novel Devices- (9:00-10:30) Chairs: A. Ogura (NEC) T. Nakai (SUMCO)	E-3:Quantum Nanostructure Devices and Physics -Characterization and Nanoprobng- (9:00-10:15) Chairs: H. Akinaga (AIST) M. Sugawara (Univ. of Tokyo)	F-3:Compound Semiconductor Materials and Devices -Novel Compound Semiconductors Devices- (9:00-10:15) Chairs: K. Akimoto (Tsukuba Univ.) N. Kobayashi (The Univ. of Electro-Communications)	G-3:Advanced Silicon Circuits and Systems -Circuit Techniques for Emerging Technologies- (9:00-10:30) Chairs: K. Kotani (Tohoku Univ.) M. Takamiya (NEC)
9:00 A-3-1 (Invited) Integration Issues of HfO ₂ -Al ₂ O ₃ Laminate for Gate and Capacitor Dielectric J.-H. Lee ¹ , ¹ Samsung Electronics Co., Ltd., Korea	9:00 B-3-1 (Invited) Floating gate type nonvolatile memory reliability issues G. Tempel ¹ , ¹ Infineon Technologies, Germany	9:00 C-3-1 (Invited) 0.18 μ m Embedded FRAM Fabrication Process and its Consistency with Conventional Logic LSI Process Y. Horii and T. Eshita ¹ , ¹ Fujitsu Limited, Japan	9:00 D-3-1 (Invited) Strained Si MOSFETs on SiGe-on-Insulator (SGOI) for High Performance CMOS Technology K. Rim ¹ , B.H. Lee ¹ , A. Mocuta ¹ , K. Jenkins ¹ , S. Bedell ¹ , H. Chen ¹ , D. Sadana ¹ , M. Gribelyuk ¹ , J. Ott ¹ , K. Chan ¹ , L. Shi ¹ , J. Chu ¹ , D. Boyd ¹ , P. Mooney ¹ , P. O'Neil ¹ , E. Leobandung ¹ , and J.J. Welsler ¹ , ¹ SRDC, IBM, USA	9:00 E-3-1 Optical characteristics of InAs/GaAs double quantum dots grown by MBE with Indium-Flush method S. Yamauchi ^{1,2} , K. Komori ^{1,2} , T. Sugaya ^{1,2} and K. Goshima ^{1,2} , ¹ AIST and ² CREST-JST, Japan	9:00 F-3-1 (Invited) Optical and Electrical Control of Ferromagnetism in II-VI Quantum Wells T. Dietl ¹ , ¹ Inst. of Physics, Polish Academy of Science, Poland	9:00 G-3-1 (Invited) The challenge of analog mix-mode integrated circuit design for brain computer interface Z. Wang ¹ , C. Zhang ¹ , and D. Li ¹ , ¹ Tsinghua Univ., P.R. China
9:30 A-3-2 Influence of Carrier Velocity Related Parameters on the Propagation Delay Time of CMIS Inverters with High-k Gate Dielectrics M. Ono ¹ and A.Nishiyama ¹ , ¹ Toshiba Corporation, Japan	9:30 B-3-2 (Invited) The Prospect of New Emerging Memories H. Jeong ¹ and K. Kim ¹ , ¹ Samsung Electronics, Korea	9:30 C-3-2 W-Polymetal Gate with Low W/Poly-Si Interface Resistance for High-Speed/High-Density Embedded Memory T. Yamashita ¹ , Y. Nishida ¹ , K. Hayashi ¹ , T. Eimori ¹ , M. Inuishi ¹ and Y. Ohji ¹ , ¹ Renesas Technology Corp., Japan	9:30 D-3-2 Fabrication of Ultra-Thin Strained Ge-on-Insulator Substrate by Ge-Condensation Technique S. Nakaharai ¹ , T. Tezuka ¹ , N. Sugiyama ¹ , Y. Moriyama ¹ and S. Takagi ¹ , ¹ MIRAI ASET, Japan	9:15 E-3-2 Molecular States of Coupled Zero-Dimensional Structures Imaged Using Low-Temperature Scanning Tunneling Spectroscopy K. Kanisawa ¹ , S. Perraud ^{1,2} , H. Yamaguchi ¹ and Y. Hirayama ^{1,3} , ¹ NTT Basic Research Labs, ² ESPCI and ³ CREST-JST, Japan	9:30 F-3-2 (Invited) Type-II InAs-based Quantum Cascade Lasers K. Ohtani ¹ and H. Ohno ¹ , ¹ RIEC, Tohoku Univ., Japan	9:30 G-3-2 The Vision Chip with Electrical Fovea Motion Y. Nakagawa ¹ , J. Deguchi ¹ , J.-C. Shim ¹ , H. Kurino ¹ and M. Koyanagi ¹ , ¹ Tohoku Univ., Japan
9:50 A-3-3 A HfAlO _x Gate Dielectric FET Technology Compatible with a Conventional Poly-Si Gate CMOS Process H. Ohji ¹ , A. Mutoh ¹ , K. Torii ¹ , R. Mitsuhashi ¹ , A. Horiuchi ¹ , T. Maeda ¹ , H. Itoh ¹ , T. Kawahara ¹ , K. Hayashi ¹ , T. Sasaki ¹ , N. Kasai ¹ , H. Kitajima ¹ , M. Yasuhira ¹ , and T. Arikado ¹ , ¹ SELETE, Japan	10:00 B-3-3 Proposal of New Non-Volatile Memory with Magnetic Nano-Dots T. Sakaguchi ¹ , M. Kobayashi ¹ , M. Takata ¹ , H. Choi ¹ , Y.G. Hong ¹ , J.-C. Shim ¹ , H. Kurino ¹ and M. Koyanagi ¹ , ¹ Tohoku Univ. and ² Asahi Glass Co.	9:50 C-3-3 Silicon Selective Epitaxial Growth for Self-Aligned Cell Contact Featuring High Performance Sub-100nm DRAM Cell Transistors T. Kim ¹ , Y.P. Kim ¹ , B.C. Lee ¹ , S. Choi ¹ , U.I. Chung ¹ and J.T. Moon ¹ , ¹ Samsung Electronics, Korea	9:50 D-3-3 Impact Ionization in Uniaxially Strained-Si MOSFET N. Watanabe ¹ , Y. Maeda ¹ , M. Nishisaka ¹ and T. Asano ¹ , ¹ CMS, Kyushu Inst. of Technology, Japan	9:30 E-3-3 Electronic Charged States of Single Si Quantum Dots with Ge Core as Detected by AFM/Kelvin Probe Technique Y. Darma ¹ , K. Takeuchi ¹ and S. Miyazaki ¹ , ¹ Hiroshima Univ., Japan	10:00 F-3-3 Fabrication of GaN/Alumina/GaN Structure to Reduce Dislocations in GaN M. Hiroki ¹ , K. Kumakura ¹ , T. Makimoto ¹ , N. Kobayashi ¹ and T. Kobayashi ¹ , ¹ NTT Corporation and ² Univ. of Electro Communications, Japan	9:50 G-3-3 A Periodic Comparator Operating at 80GHz Based on Single-Flux-Quantum Technology with High Temperature Superconductor H. Sugiyama ^{1,2} , H. Wakana ¹ , S. Adachi ¹ , Y. Tarutani ¹ and K. Tanabe ¹ , ¹ Toshiba Corporation and ² Superconductivity Research Lab, Japan
10:10 A-3-4 A Novel Approach for Determination of Tunneling Mass, m _{eff} -Conduction Band Offset Enegy, E _b Products for Advanced Gate Dielectrics C.L. Hinkle ¹ , C. Fulton ¹ , R.J. Nemanich ¹ and G. Lucovsky ¹ , ¹ North Carolina State Univ., USA		10:10 C-3-4 Magneto-TiSi ₂ Ohmic Contact Process for Sub-100nm Devices H.S. Park ¹ , J.M. Lee ¹ , S.W. Lee ¹ , J.H. Park ¹ , K.J. Moon ¹ , S.B. Kang ¹ , G.H. Choi ¹ , U.I. Chung ¹ and J.T. Moon ¹ , ¹ Samsung Electronics, Korea	10:10 D-3-4 Quantum Confinement Effect of Ultrathin-SOI on double-gate-nMOSFETs H.S. Watanabe ¹ , K. Uchida ¹ and A. Kinoshita ¹ , ¹ Toshiba Corp., Japan	9:45 E-3-4 Magneto-luminescence of Interdiffused Self-Assembled Quantum Dots S. Awirothananon ^{1,2} , W. Sheng ¹ , A. Babinski ¹ , S. Studenikin ¹ , S. Raymond ¹ , P. Hawrylak ¹ , A. Sachrajda ¹ , M. Potemski ¹ , G. Ortner ¹ and M. Bayer ¹ , ¹ National Research Council of Canada, ² The Univ. of Ottawa, Canada, ³ MPI/FKF and CNRS, France and ⁴ Universitat Dortmund, Germany		
Break			Break		Break	

Room A	Room B	Room C	Room D	Room E	Room F	Room G
				10:00 E-3-5 Optical Time-of-Flight Study of Lateral Exciton Transport in a Strained Si _{0.9} Ge _{0.1} /Si Multiple Quantum Well K. Sawada ¹ , N. Yasuhara ¹ and S. Fukatsu ^{1,2} , ¹ <i>The Univ. of Tokyo, Graduate School of Arts and Sciences and</i> ² <i>PRESTO, JST, Japan</i>		
				Break		
A-4: Optoelectronic Devices and Photonic Crystal Devices -VCSELs and Visible Lasers- (10:45-12:00) Chairs: T. Matsuo (NTT) L.A. Coldren (Agility Communications)	B-4: Non-Volatile Memory Technologies -Non-Volatile Memory IV- (10:45-12:05) Chairs: K. Yoshikawa (Toshiba) T. Kobayashi (Hitachi)	C-4: Silicon Process / Materials Technologies -DRAM- (10:45-12:05) Chairs: M. Okuyama (Osaka Univ.) K. Hieda (Toshiba)	D-4: Silicon-on-Insulator Technologies -SOI Device Physics- (10:45-12:05) Chairs: O. Nishio (Sharp) T-J. King (UCB)	E-4: Quantum Nanostructure Devices and Physics -Spin-related Phenomena- (10:45-12:15) Chairs: A. Takeuchi (Waseda Univ.) T. Dietl (Polish Academy of Science)	F-4: Compound Semiconductor Materials and Devices -Optical Devices- (10:45-12:15) Chair: T. Matsuoka (NTT) M. Ikeda (Sony)	G-4: System-Level Integration and Packaging Technologies -System-Level Integration and Packaging Technologies I- (10:45-11:45) Chairs: K. Fujimoto (Osaka Univ.) M. Kada (Sharp)
10:45 A-4-1 (Invited) 1300nm-Range GaInNAsSb VCSELs A. Kasukawa ¹ , H. Shimizu ¹ , C. Setiagung ¹ , M. Ariga ¹ , Y. Ikenaga ¹ , K. Kumada ¹ , T. Hama and N. Iwai ¹ , ¹ <i>The Furukawa Electric Co., Ltd., Yokohama R&D Labs, Japan</i>	10:45 B-4-1 A 0.18- μ m Embedded MNOS-Type Non-volatile Memory for High-Frequency and Low-Voltage Operation N. Matsuzaki ¹ , T. Ishimaru ¹ , Y. Okuyama ¹ , T. Mine ¹ , H. Kume ¹ , T. Hashimoto ² , Y. Kanamaru ² , T. Sakai ² , Y. Kawashima ² and F. Ito ² , ¹ <i>Hitachi, Ltd. and</i> ² <i>Renesas Technology Corp., Japan</i>	10:45 C-4-1 Pt/BST/Pt Capacitor Technology for 0.15 μ m Embedded DRAM Y. Tsunemine ¹ , T. Okudaira ¹ , K. Kashiwara ¹ , A. Yutani ¹ , H. Shinkawata ¹ , M. K. Mazumder ¹ , M. Yoneda ¹ , Y. Okuno ² , A. Tsuzumitani ² and Y. Mori ² , ¹ <i>Mitsubishi Electric Corp. and</i> ² <i>Matsushita Electronics Corp., Japan</i>	10:45 D-4-1 Variable Body Effect Factor FD SOI MOSFET for Ultra-Low Power VTCMOS Applications T. Ohtou ¹ , T. Nagumo ¹ and T. Hiramoto ¹ , ¹ <i>Univ. of Tokyo, Japan</i>	10:45 E-4-1 (Invited) Control of ferromagnetic order in selectively p-doped GaMnAs-based heterostructures M. Tanaka ^{1,2} , and A. M. Nazmul ^{1,2} , ¹ <i>Univ. of Tokyo, Department of Electronic Engineering,</i> ² <i>PRESTO-JST, Japan</i>	10:45 F-4-1 (Invited) Developments of High Efficiency In GaN-Based Light-Emitting Diodes J.-I. Chyi ¹ , C.-C. Pan ¹ , C.-M. Lee ¹ , W.-J. Hsu ¹ , and C.-S. Fang ¹ , ¹ <i>National Central Univ., Taiwan</i>	10:45 G-4-1 (Invited) 3D System Integration by Chip-to-Wafer Stacking Technologies P. Ramm ¹ , A. Klumpp ¹ , R. Merkel ¹ , J. Weber ¹ , R. Wieland ¹ , G. Elst ² ¹ <i>Fraunhofer Inst., Germany</i>
11:15 A-4-2 Improvement of High-Speed Oxide-Confined Vertical-Cavity Surface-Emitting Lasers H.-C. Yu ^{1,2} , S.-J. Chang ¹ , Y.-K. Su ¹ , C.-P. Sung ³ , H.-P. Yang ³ , C.-Y. Huang ^{2,3} , Y.-W. Lin ² , J.-M. Wang ² , F.-I. Lai ² and H.-C. Kuo ⁴ , ¹ <i>National Cheng Kung Univ.,</i> ² <i>Industrial Technology Research Inst.,</i> ³ <i>National Tsing Hua Univ. and</i> ⁴ <i>National Chiao Tung Univ., Taiwan</i>	11:05 B-4-2 70 nm SONOS Nonvolatile Memory Devices using FN Programming and Hot Hole Erase Method S.D. Chae ¹ , C.J. Lee ² , J.H. Kim ¹ , S.K. Sung ³ , J.S. Sim ³ , M.K. Kim ¹ , S.W. Yoon ¹ , B.-G. Park ² , J.W. Lee and C.W. Kim ¹ , ¹ <i>Samsung and</i> ² <i>Seoul National Univ., Korea</i>	11:05 C-4-2 Low Resistive Contacts of TiN-Barrier and Ru-Electrode Using PCM Sputtering for MIM-Ta ₂ O ₅ Capacitors in Giga-Bit DRAMs Y. Nakamura ¹ , T. Kawagoe ¹ , H. Sakuma ¹ , H. Yamaguchi ¹ , I. Asano ¹ , M. Horikawa ¹ , K. Kuroki ¹ , K. Tanaka ¹ , Y. Ueda ¹ and H. Goto ¹ , ¹ <i>Elpida Memory, Inc., Japan</i>	11:05 D-4-2 Novel SOI MOSFET with Buried Back-Gate H. Oh ¹ , H. Choi ¹ , T. Sakaguchi ¹ , J. C. Shim ¹ , H. Kurino ¹ and M. Koyanagi ¹ , ¹ <i>Tohoku Univ., Japan</i>	11:15 E-4-2 Effect of Internal Exchange Coupling on the Curie Temperature in Ga _{1-x} Mn _x As Trilayer Structures S. Yuldashev ¹ , Y. Kim ¹ , N. Kim ¹ , H. Im ¹ , T. W. Kang ¹ , S. Lee ² , Y. Sasaki ³ , X. Liu ³ and J. Furdyna ³ , ¹ <i>Dongguk Univ., Korea,</i> ² <i>Korea Univ., Korea and</i> ³ <i>Univ. of Notre Dame, USA</i>	11:15 F-4-2 InGaN-based horizontal cavity surface emitting laser diode with selectively grown cavity and outer micromirrors T. Akasaka ¹ , T. Nishida ¹ , T. Makimoto ¹ and N. Kobayashi ¹ , ¹ <i>NTT Basic Research Labs, NTT Corporation, Japan</i>	11:15 G-4-2 Micro Cu Bump Interconnection on 3D Chip Stacking Technology K. Tanida ¹ , M. Umemoto ¹ , N. Tanaka ¹ , Y. Tomita ¹ and K. Takahashi ¹ , ¹ <i>ASET, Japan</i>
11:30 A-4-3 High-Power 200-mW 660-nm AlGaInP Laser Diodes with a Low Operating Current R. Hiroshima ¹ , D. Inoue ¹ , S. Kameyama ¹ , A. Tajiri ¹ , M. Shono ¹ , M. Sawada ² and A. Ibaraki ¹ , ¹ <i>Sanyo electric Co., Ltd. and</i> ² <i>Tottori Sanyo electric Co., Ltd., Japan</i>	11:25 B-4-3 Excellent Electrical Characteristics of SONOS-type Flash Memory with High-k; Dielectric as Trapping Layer and Blocking Layer M. Cho ¹ , S. Choi ¹ , H. Hwang ¹ and J.W. Kim ² , ¹ <i>Kwangju Inst. of Science and Technology and</i> ² <i>Samsung Advanced Inst. of Technology, Korea</i>	11:25 C-4-3 A Noble SiON/AIO Structure at High-k/poly-Si Interface for Storage Capacitors of High Density DRAMs O. Tonomura ¹ and H. Miki ¹ , ¹ <i>Hitachi, Ltd., Japan</i>	11:25 D-4-3 Modeling of Fully-depleted SOI Device Variation H. Komatsubara ¹ , K. Kishiro ¹ , Y. Kawai ² , N. Miura ¹ and K. Fukuda ¹ , ¹ <i>Oki Electric Industry Co., Ltd. and</i> ² <i>Miyagi Oki Electric Industry Co., Ltd., Japan</i>	11:30 E-4-3 Magnetic Properties of Submicron-sized p-In _{0.97} Mn _{0.03} As Ferromagnetic Semiconductor Y. Sekine ¹ , J. Nitta ^{1,2} , T. Koga ^{1,3} , A. Oiwa ^{1,4} , S. Yanagi ⁴ , T. Slupinski ³ and H. Munekata ⁴ , ¹ <i>NTT</i> ² <i>CREST</i> ³ <i>PRESTO-JST</i> ⁴ <i>Tokyo Inst. of Technology, Japan and</i> ⁵ <i>Warsaw University, Poland</i>	11:30 F-4-3 Sub-mW Operation of 308 nm Deep UV LED using quaternary InAlGaIn H. Hirayama ¹ and Y. Aoyagi ² , ¹ <i>RIKEN and</i> ² <i>Tokyo Inst. of Technology, Japan</i>	11:30 G-4-3 Copper Electrodeposition of High-Aspect-Ratio Vias for Three Dimensional Packaging K. Kondo ¹ , T. Yonezawa ¹ , M. Tomisaka ² , H. Yonemura ² , M. Hoshino ² , Y. Taguchi ² and K. Takahashi ² , ¹ <i>Okayama Univ. and</i> ² <i>ASET, Japan</i>

Room A	Room B	Room C
11:45 A-4-4 High power and high temperature operation of 660 nm AlGaInP laser diodes for DVD-R/RW Y. Yoshida, H. Nishiguchi, M. Sasaki, S. Abe, A. Ohno, K. Ono, M. Takemi, J. Horie, T. Yagi and E. Omura, <i>¹Mitsubishi Electric Corporation, Japan</i>	11:45 B-4-4 Data retention improvement of MONOS memories by using silicon-tetrachloride-based silicon nitride with ultra-low Si-H bond density K. Nomoto ¹ , G. Asayama ¹ and T. Kobayashi ¹ , <i>¹Sony Corporation, Japan</i>	11:45 C-4-4 A Highly Reliable TiN/Al ₂ O ₃ /TiN MIM Technology for Embedded DRAMs L.-L. Chao ¹ , C.D. Wu ¹ , H.L. Lin ¹ , Y.L. Tu ¹ , K.Y. Lin ¹ , C.Y. Yu ¹ , C.Y. Chen ¹ , F.J. Shiu ¹ , C.T. Ho ¹ , C.S. Tsai ¹ , S.-G. Wu ¹ and C. Wang ¹ , <i>¹Taiwan Semiconductor Manufacturing Company, Ltd, Taiwan</i>

Lunch
13:00-15:00 Poster Session (Ohgi)

Room D	Room E	Room F	Room G
11:45 D-4-4 Temperature Dependence of Threshold Voltage and Hot Carrier Degradation of Dynamic Threshold SOI-pMOSFET Y.-J. Lee ¹ , T.-S. Chao ^{1,2} , C.-Y. Huang ¹ , H.-C. Lin ² and T.-Y. Huang ¹ , <i>¹National Chiao Tung Univ., Taiwan and ²National Nano Device Labs., Taiwan</i>	11:45 E-4-4 Analysis and Control of Rashba Spin-Splitting in One-Dimensional Conductors at Narrow-Gap Single Heterojunctions T. Kakegawa ¹ , T. Kita ² , T. Sato ¹ , M. Akabori ¹ and S. Yamada ¹ , <i>¹CNMT, JAIST and ²RIEC, Tohoku Univ., Japan</i>	11:45 F-4-4 Low Temperature p-GaN rough layer on In _{0.25} Ga _{0.75} N/GaN MQW LEDs L.W. Wu ¹ , S.J. Chang ¹ , Y.K. Su ¹ , W.C. Lai ^{1,2} and J.K. Sheu ¹ , <i>¹National Cheng Kung Univ., ²South Epitaxy Corporation and ³National Central Univ., Taiwan</i>	
	12:00 E-4-5 Au/GaAs magnetoresistive-switch-effect devices fabricated by wet etching Z.G. Sun ¹ , M. Mizuguchi ¹ and H. Akinaga ¹ , <i>¹SYNAF, AIST, Japan</i>	12:00 F-4-5 Improvement of AlGaInP MQW Light Emitting Diodes by Modification of Ohmic Contact Layer H.-C. Wang ¹ , Y.-K. Su ¹ , C.-L. Lin ¹ , S.-M. Chen ² and W.-L. Li ² , <i>¹Inst. of Microelectronics and Department of Electrical Engineering and ²Epitech Technology Corporation, Taiwan</i>	

Lunch
13:00-15:00 Poster Session (Ohgi)

Room A	Room B	Room C	Room D	Room E	Room F	Room G
A-5: Optoelectronic Devices and Photonic Crystal Devices -Optoelectronic Integrated Devices- (15:15-16:45) Chairs: T. Nishimura (Mitsubishi Electric) S. Lee (KIST)	B-5: Organic Semiconductor Devices and Materials -Preparation and Characterization- (15:15-16:30) Chairs: F. Kaneko (Niigata Univ.) O. Sugihara (Tohoku Univ.)	C-5: Silicon Process / Materials Technologies -Interconnect- (15:15-16:45) Chais: N. Kobayashi (Selete) T. Nakamura (Fujitsu Labs.)	D-5: Silicon-on-Insulator Technologies -Fin FET Technologies- (15:15-16:45) Chairs: H. Matsuhashi (Oki Electric) K. Rim (IBM)	E-5: Quantum Nanostructure Devices and Physics -Single Electron Transport- (15:15-16:30) Chairs: Y. Ohno (Tohoku Univ.) A. Shields (Toshiba Cambridge)	F-5: Micro-Nano Electromechanical Devices for Bio- and Chemical Applications -Micro-Nano Electro Mechanical Devices for Bio- and Chemical Applications - I- (15:15-16:45) Chair: Y. Miyahara (NIMS) M. Kamahori (Hitachi)	G-5: System-Level Integration and Packaging Technologies -System-Level Integration and Packaging Technologies II- (15:15-16:45) Chairs: K. Takahashi (ASET.) M. Kimura (Mitsubishi Electric)
15:15 A-5-1 (Invited) Monolithic PD-EAM Optical Gates for Ultrafast Signal Processing S. Kodama ¹ , T. Yoshimatsu ¹ and H. Ito ¹ , ¹ NTT Corporation, Japan	15:15 B-5-1 Controlling the Morphology of Nanostructured Poly(fluoreneethynylene) Film by a Simple Method K. Tada ¹ and M. Onoda ¹ , ¹ Himeji Inst. of Technol, Japan	15:15 C-5-1 (Invited) Stress Migration Phenomena of Cu Interconnects T. Oshima ¹ , K. Ishikawa ¹ , T. Saito ¹ , H. Aoki ¹ and K. Hinode ¹ , ¹ Hitachi, Ltd., Japan	15:15 D-5-1 (Invited) FinFET Promise and Challenges T.-J. King ¹ , ¹ Univ. of California, USA	15:15 E-5-1 (Invited) Nuclear spin dependent transport in quantum dots K. Ono ¹ , and S. Tarucha ^{1,2,3} , ¹ Univ. of Tokyo, ² NTT Basic Research Labs, ³ ERATO-JST, Japan	15:15 F-5-1 (Invited) DNA Chips and Their Medical Applications P. Fortina ¹ , L.J. Kricka ² , and S. Surrey ¹ , ¹ Thomas Jefferson Univ., USA ² Hospital of the Univ. of Pennsylvania	15:15 G-5-1 (Invited) Design, Manufacturing and Infrastructure for All-in-One SiP Solution T. Fujitsu ¹ , ¹ J-SiP Walton, Japan
15:45 A-5-2 InP-based OEIC Photoreceivers Using Shared Layer Integration Technology of Heterojunction Bipolar Transistors and Refracting-Facet Photodiodes B. Lee ¹ , Y. Song ¹ and K. Yang ¹ , ¹ KAIST, Korea	15:30 B-5-2 Anomalous Growth Temperature Dependence of the Surface Roughness of Pentacene Thin Films M. Tejima ¹ , T. Komoda ¹ , K. Kita ¹ , K. Kyuno ¹ and A. Toriumi ¹ , ¹ The Univ. of Tokyo, Japan	15:45 C-5-2 Mechanical property control of Low-k Dielectrics for Diminishing CMP-related Defects in Cu-damascene Interconnects K. Hijioka ¹ , F. Ito ¹ , M. Tagami ¹ , H. Ohtake ¹ , T. Takeuchi ¹ , S. Saitoh ¹ and Y. Hayashi ¹ , ¹ NEC Corporation, Japan	15:45 D-5-2 High-Aspect Ratio Gate Formation of Beam-Channel MOS Transistor with Impurity-Enhanced Oxidation of Silicon Gate A. Katakami ¹ , K. Kobayashi ² and H. Sunami ³ , ¹ Fujitsu Labs Limited and ² Hiroshima Univ., Japan	15:45 E-5-2 Single Electron Transport through Single InAs Quantum Dots Probed by Nanogap Electrodes M. Jung ¹ and K. Hirakawa ^{1,2} , ¹ Univ. of Tokyo and ² CREST-JST, Japan	15:45 F-5-2 Bioluminometry by CMOS-based active pixel photodiode array with accurate background noise compensation Y. Yazawa ¹ , M. Kamahori ¹ and H. Kambara ¹ , ¹ Hitachi, Ltd., Japan	15:45 G-5-2 (Invited) System Packaging and Embedded WLP Technologies for Mobile Products T. Wakabayashi ¹ , ¹ Casio, Japan
16:00 A-5-3 Solid-State Optical Routing Device Utilizing Minority Carrier Drift H. Tsukamoto ¹ , T.D. Boone ¹ and J.M. Woodall ¹ , ¹ Yale Univ., USA	15:45 B-5-3 Fabrication and Photoelectrochemical Properties of Polythiophene-Porphyrin Composite Films T. Akiyama ¹ , K. Kakutani ¹ and S. Yamada ¹ , ¹ Kyushu Univ., Japan	16:05 C-5-3 The Delamination Mechanism of Porous Low-k Film during the Cu-CMP Process S. Kondo ¹ , T. Nasuno ¹ , S. Ogawa ¹ , S. Tokitou ¹ , B. U. Yoon ¹ , A. Namiki ² , Y. Sone ² , K. Misawa ¹ , T. Yoshie ¹ , K. Yoneda ¹ , M. Shimada ¹ , S. Sone ¹ , H.J. Shin ¹ , N. Ohashi ¹ , I. Matsumoto ¹ and N. Kobayashi ¹ , ¹ SELETE and ² Novellus Systems Japan, Inc., Japan	16:05 D-5-3 An Experimental Study of The Cross-Sectional Channel Shape Dependence of Short-Channel Effects in Fin-Type Double-Gate MOSFETs Y. Liu ¹ , K. Ishii ¹ , M. Masahara ¹ , T. Tsutsumi ¹ , H. Takashima ¹ and E. Suzuki ¹ , ¹ AIST and ² Meiji Univ., Japan	16:00 E-5-3 Investigation of Electron Transition Energy for Vertically Coupled InAs/GaAs Semiconductor Quantum Dots and Rings Y. Li ^{1,2} and H.-M. Lu ¹ , ¹ National Nano Device Labs, ² National Chiao Tung University and ³ Univ. of Illinois at Chicago, USA	16:00 F-5-3 Detection of DNA Molecules Using Insulated Gate Field Effect Transistor and Intercalator T. Sakata ¹ , H. Otsuka ¹ and Y. Miyahara ¹ , ¹ Biomaterials Research Center, National Inst. for Materials Science, Japan	16:15 G-5-3 Evaluation of Hot-Carrier Hardness and Thick-Film Formation with STP Technique for Seamless Integration Technology N. Sato ¹ , N. Shimoyama ¹ , T. Kamei ² , K. Kudou ² , M. Yano ² , H. Ishii ³ and K. Machida ¹ , ¹ NTT Corporation and ² NTT Advanced Technology Corporation, Japan
16:15 A-5-4 Analysis of AlGaAs/GaAs Heterojunction Photodetector with a Two-Dimensional Channel Modulated by Gate Voltage H. Song and H. Kim, ¹ Korea Electronics Technology Inst., Korea	16:00 B-5-4 High Resolution Pattern Recording on Photosensitive Urethane-Urea Copolymer Film Surface by Laser Irradiation through Photo-mask Y. Che ¹ , O. Sugihara ¹ , N. Okamoto ¹ , M. Tomiki ¹ , M. Tsuchimori ² and O. Watanabe ² , ¹ Shizuoka Univ. and ² Toyota Central Research and Development Labs Inc., Japan	16:25 C-5-4 In-situ Measurement of Friction Force during Cu Chemical Mechanical Polishing H. Matsuo ¹ , A. Ishikawa ¹ and T. Kikkawa ^{2,3} , ¹ MIRAI-ASET, ² MIRAI-ASRC, AIST and ³ RCNS, Hiroshima Univ., Japan	16:25 D-5-4 P-channel Vertical Double-Gate MOSFET Fabrication by Ion-Bombardment-Retarded Etching M. Masahara ¹ , T. Matsukawa ¹ , S. Hosokawa ¹ , K. Ishii ¹ , Y. Liu ¹ , H. Tanoue ¹ , K. Sakamoto ¹ , H. Yamauchi ¹ , S. Kanemaru ¹ and E. Suzuki ¹ , ¹ AIST, Japan	16:15 E-5-4 1-bit BDD full adder circuit using single electron transistors by selective area metalorganic vapor phase epitaxy Y. Miyoshi ¹ , F. Nakajima ² , J. Motohisa ¹ and T. Fukui ¹ , ¹ Hokkaido Univ. and ² NTT, Japan	16:15 F-5-4 Electrostatic Immobilization of Biomolecules using Nano-Electrode Array T. Yamamoto ¹ and T. Fujii ¹ , ¹ The Univ. of Tokyo, Japan	16:30 G-5-4 New Process of Self-organized Interconnection in Packaging by Conductive Adhesive with Low Melting Point Filler K. Yasuda ¹ , J.-M. Kim ¹ , M. Yasuda ¹ and K. Fujimoto ¹ , ¹ Osaka Univ., Japan

Room A	Room B	Room C	Room D	Room E	Room F	Room G
16:30 A-5-5 Enhancement of Magneto-Optic Effect in Magneto-Optic Waveguide with Low Refractive Index Undercladding Layer Y. Shoji ^{1,2} , H. Yokoi ^{1,2} and T. Mizumoto ¹ , <i>'Tokyo Inst. of Technology and ²OITDA, Japan</i>	16:15 B-5-5 Electrical Properties and Gas Response in Alternate Layer-by-Layer Films of Copper Phthalocyanine Dyes K. Kato ¹ , N. Watanabe ¹ , S. Katagiri ¹ , K. Shinbo ¹ , F. Kaneko ¹ and R.C. Advincula ² , <i>'Niigata Univ. and ²Univ. of Houston, Japan</i>				16:30 F-5-5 Microfluidic Devices Integrated with Parnalloy Micropatterns for Manipulating Magnetic Beads N. Ichikawa ¹ , F. Omasu ² , Y. Nagasaki ¹ and T. Ichiki ^{1,2} , <i>'Toyo Univ., ²PRESTO and ³Tokyo Univ. of Science, Japan</i>	
A-6: Optoelectronic Devices and Photonic Crystal Devices -Lasers for Optical Communication- (17:00-18:15) Chairs: H. Shimizu (The Furukawa Electric) M. Nielsen (Denmark Tech. Univ.)	B-6: Non-Volatile Memory Technologies -Non-Volatile Memory V- (17:00-17:40) Chairs: K. Saito (NEC) H. Takada (Mitsubishi Electric)	C-6: Silicon Process / Materials Technologies -Interconnect- (17:00-18:20) Chais: S. Saito (NEC) J. Koike (Tohoku Univ.)	D-6: New Materials and Characterization -Si/SiGe Devices and Materials- (17:00-18:30) Chairs: J. Murota (Tohoku Univ.) A. Sakai (Nagoya Univ.)	E-6: Novel Devices, Physics, and Fabrication -Nanoprocess and Nanodevices- (17:00-18:30) Chairs: M. Tabe (Sizuoka Univ.) Y. Takahashi (NTT)	F-6: Micro-Nano Electromechanical Devices for Bio- and Chemical Applications -Micro-Nano Electro Mechanical Devices for Bio- and Chemical Applications - II- (17:00-18:00) Chairs: H. Tabata (Osaka Univ.) K. Shimoide (Asahi Kasei)	G-6: System-Level Integration and Packaging Technologies -System-Level Integration and Packaging Technologies III- (17:00-18:15) Chairs: M. Aoyagi (AIST) H. Ezawa (Toshiba)
17:00 A-6-1 (Invited) Advances in Widely -Tunable Optical Transmitters L.A. Coldren ¹ , <i>'Agility Communications and UC-Santa Barbara, USA</i>	17:00 B-6-1 Hot Carrier Injection / Fowler Nordheim Erase Silicon Nanocrystal Memory Cell Rajesh Rao ¹ , Robert Steimle ¹ , M. Sadd ¹ , C. Swift ¹ , R. Muralidhar ¹ , B. Hradsky ¹ , S. Straub ¹ , E. Prinz ¹ , J. Yater ¹ and B. White ¹ , <i>'Motorola SPS, USA</i>	17:00 C-6-1 High-modulus Porous MSQ Films for Cu/Low-k Integration (keff<2.7) K. Misawa ¹ , S. Sone ¹ , H. Shin ¹ , K. Inukai ¹ , Y. Sudo ¹ , S. Kondo ¹ , B.U. Yoon ¹ , S. Tokitoh ¹ , K. Yoneda ¹ , T. Yoshie ¹ , N. Ohashi ¹ and N. Kobayashi ¹ , <i>'SELETE, Japan</i>	17:00 D-6-1 (Invited) SiGe in Advanced CMOS Devices-an unique material equally helpful when present or absent T. Skotnicki ¹ , <i>'STMicroelectronics, Crolled, France</i>	17:00 E-6-1 (Invited) Nanoimprint Lithography-An Enabling Engine to Nanotechnology S.Y. Chou ¹ , <i>'Princeton Univ., USA</i>	17:00 F-6-1 (Invited) Development of an integrated a-Si:H photodiode detector and its evaluation for chemical and biochemical microfluidic analysis T. Kamei ^{1,3} , B.M. Paegel ¹ , E.T. Lagally ¹ , A.M. Skelley ¹ , J.R. Scherer ¹ , R.A. Street ² , and R.A. Mathies ¹ , <i>'Univ. of California at Berkeley and ²Palo Alto Research Center</i>	17:00 G-6-1 (Invited) AC Coupled Interconnect for High-Density High-Bandwidth Packaging P. Franzon ¹ , S. Mick ¹ , J. Wilson ¹ , L. Luo ¹ , K. Chandrasakhar ¹ , <i>'NC State Univ., USA</i>
17:30 A-6-2 40 GHz Actively Mode-Locked DBR Laser Diode Module with an Impedance Matching Circuit S. Arahira ¹ and Y. Ogawa ¹ , <i>'Oki Electric Industry Co., Ltd., Japan</i>	17:20 B-6-2 A New Investigation on Erase V _t Variation of NOR Flash fabricated with 90 nm Technology T.Y. Kim ¹ , W.H. Lee ¹ , J.I. Han ¹ , S.E. Lee ¹ , H.G. Lee ¹ , S.Y. Kim ¹ , J.H. Park ¹ , M.K. Cho ¹ , Y.H. Song ¹ and K. Kim ¹ , <i>'Samsung Electronics, Korea</i>	17:20 C-6-2 Control of Pore Size and Porosity in Periodic Porous Silica Low-k Films N. Hata ^{1,2} , C. Negoro ² , K. Yamada ³ and T. Kikkawa ^{1,4} , <i>'MIRAI-ASRC, AIST, ²ASRC, AIST, ³MIRAI-ASET and ⁴RCNS, Hiroshima Univ., Japan</i>	17:30 D-6-2 Structural Characterization of Strained Silicon Substrates by X-Ray Diffraction and Reflectivity M. Erdtmann ¹ , T. Langdo ¹ , C. Vineis ¹ , H. Badawi ¹ and M. Bulsara ¹ , <i>'AmberWave Systems Corp., USA</i>	17:30 E-6-2 Photon-induced effect on single-charge-tunneling in a Si multidot Schottky FET R. Nuryadi ¹ , H. Ikeda ¹ , Y. Ishikawa ¹ and M. Tabe ¹ , <i>'Shizuoka Univ., Japan</i>	17:30 F-6-2 Resonant Cavity Thin Film Photodiode for Compact Displacement Sensor M. Sasaki ¹ , F. Nakai, X. Mi, K. Hane, <i>'Tohoku Univ., Japan</i>	17:30 G-6-2 Inter-chip Wireless Interconnection using Si Integrated Antenna A.B.M. H.-U. Rashid ¹ , S. Watanabe ¹ and T. Kikkawa ¹ , <i>'RCNS, Hiroshima Univ., Japan</i>
17:45 A-6-3 Very High Frequency Self-Pulsation and Stable Optical Injection Locking for Well-Defined Multi-Electrode DFB Lasers S. Nishikawa ^{1,2} , M. Gotoda ^{1,2} , T. Nishimura ^{1,2} , Y. Tokuda ^{1,2} and K. Matsumoto ^{1,3} , <i>'Mitsubishi Electric Corporation and ²OITDA, Japan</i>		17:40 C-6-3 Off-time Dependence of Pulsed DC Electromigration MTF of Cu Multilevel Interconnection K. Oshima ¹ , T. Ishida ¹ , S. Miyazaki ¹ , T. Takahagi ¹ and S. Shingubara ¹ , <i>'Hiroshima Univ., Japan</i>	17:50 D-6-3 Oxidation-Induced Damages on Germanium MIS Capacitors with HfO ₂ Gate Dielectrics K. Kita ¹ , M. Sasagawa ¹ , K. Tomida ¹ , K. Kyuno ¹ and A. Toriumi ¹ , <i>'The Univ. of Tokyo, Japan</i>	17:45 E-6-3 Room-Temperature Observation of Negative Differential Conductance Due to Large Quantum Level Spacing in Silicon Single-Electron Transistor M. Saitoh ¹ and T. Hiramoto ¹ , <i>'Univ. of Tokyo, Japan</i>	17:45 F-6-3 RF Propagation Characteristics and pH Measurement for in vivo Wireless Healthcare Chip T. Yamada ¹ , H. Uesugi ¹ , K. Okada ¹ , K. Masu ¹ , H. Nakase ¹ , T. Kazuo ¹ , A. Oki ¹ and Y. Horiike ¹ , <i>'Tokyo Inst. of Technology, ²RIEC, Tohoku Univ. and ³National Inst. for Materials Science, Japan</i>	17:45 G-6-3 Magnetic Near-Field Mappings over Fine Circuits by Fiber-Edge Magneto-Optic Probe M. Iwanami ¹ , S. Hoshino ¹ , M. Kishi ¹ and M. Tsuchiya ² , <i>'ASET and ²Univ. of Tokyo, Japan</i>

Room A	Room B	Room C	Room D	Room E	Room F	Room G
18:00 A-6-4 Lasing-Wavelength-Change-Suppression 980 nm Pump Laser Diodes for Metro Applications K. Kawasaki ¹ , K. Shigihara ¹ , H. Matsuoka ¹ , Y. Kunitsugu ¹ , T. Yagi ¹ , E. Omura ¹ and Y. Mitsui ¹ , <i>¹Mitsubishi Electric Corporation, Japan</i>		18:00 C-6-4 CVD-Al/Flow-Al Technology for Filling Large Aspect Ratio Contact Holes M. Sakamoto ¹ , T. Aoki ¹ , K. Masu ¹ , S.J. Lim ² , M. Hatanaka ² , M. Ishikawa ² and Y. Furumura ¹ , <i>¹Tokyo Inst. of Technology, ²ULVAC Inc. and ³Philbridge Inc., Japan</i>	18:10 D-6-4 Enhanced Metal-Induced Lateral Crystallization in Amorphous Ge/Si Layered Structure by Precursor Modulation H. Kanno ¹ , A. Kenjo ¹ , T. Sadoh ¹ and M. Miyao ¹ , <i>¹Kyushu Univ., Japan</i>	18:00 E-6-4 Analytical SPICE Modeling of Realistic MOS-based Single-Electron Transistors –"MOSETs" with a Unique Distribution Function in the Coulomb Oscillation Region K.R. Kim ¹ , K.-W. Song ¹ , G. Baek ¹ , H.H. Kim ¹ , J.I. Huh ¹ , J.D. Lee ¹ and B.-G. Park ¹ , <i>¹Seoul National Univ., Korea</i>		18:00 G-6-4 Variable RF Inductor on Si CMOS Chip S. Gomi ¹ , Y. Yokoyama ¹ , H. Sugawara ¹ , H. Ito ¹ , K. Okada ¹ , H. Hoshino ² , H. Onodera ² and K. Masu ¹ , <i>¹Tokyo Inst. of Technology, and ²Kyoto Univ., Japan</i>
18:45-20:45 Rump Session A "Can channel material/structure engineering become a guiding principle for future CMOS device technology?"	18:45-20:45 Rump Session B "What paradigm can nanoelectronic devices bring about?"			18:15 E-6-5 Analysis of Back-Gate Voltage Dependence of Threshold Voltage of Thin SOI MOSFET and Its Application to Si Single-Electron Transistor S. Horiguchi ¹ , A. Fujiwara ¹ , H. Inokawa ¹ and Y. Takahashi ¹ , <i>¹NTT Basic Research Labs, Japan</i>		

POSTER SESSION (13:00-15:00, OHGI)

P1 Advanced Silicon Circuits and Systems (6 Papers)

P1-1

Bank-Type Multiport Register File for Highly-Parallel Processors
T. Sueyoshi¹, H. Uchida¹, Y. Mitani², K. Hiramatsu³, H.J. Mattausch⁴, T. Koide¹ and T. Hironaka², ¹Hiroshima Univ. and ²Hiroshima City Univ., Japan

P1-2

Three-Dimensionally Stacked Analog Retinal Prosthesis Chip
J. Deguchi¹, T. Watanabe¹, T. Nakamura¹, Y. Nakagawa¹, J.-C. Shim¹, H. Kurino¹ and M. Koyanagi², ¹Tohoku Univ., Japan

P1-3

Low-Voltage-Triggered PNP for ESD Protection in Mixed-Voltage I/O interface
M.-D. Ker¹, W.-J. Chang¹ and W.-Y. Lo², ¹National Chiao-Tung Univ., and ²Silicon Intergrated Systems (SIS) Corp., Taiwan

P1-4

75-qubit Quantum Computing Emulator
M. Fujishima¹, K. Inai¹, T. Kitasho¹ and K. Hoh^{1,2}, ¹The Univ. of Tokyo and ²CREST-JST, Japan

P1-5

Efficient Suppression of Substrate Noise Coupling in CMOS Technology
W.-K. Yeh¹, S.-M. Chen², C.-M. Lai² and Y.-K. Fang², ¹National Univ. of Kaohsiung and ²National Cheng-Kung Univ., Taiwan

P1-6

All Digital One-chip Wireless Modem LSI with Acquisition Circuit
Y. Sakai¹, H. Nakase¹, Y. Isota¹ and K. Tsubouchi¹, ¹Tohoku Univ., Research Inst. of Electorol Communication, Japan

P2

Advanced Silicon Devices and Device Physics (17 Papers)

P2-1

Efficient Improvement of Hot-Carrier-Induced Degradation for Sub-0.1μm CMOSFET
C.-M. Lai¹, C.-C. Hu², J.-C. Lin³, S.-T. Pan² and W.-K. Yeh¹, ¹Inst. of National Cheng Kung Univ., ²Shu-Te Univ., ³National Chiao-Tung Univ. and ⁴National Univ. of Kaohsiung, Taiwan

P2-2

Optimization of STI Stress and Active Geometry Configuration for Advanced CMOS Devices
T. Lin¹, Y. Gong¹, J.T. Tseng¹, L. Yu¹, T. Shen¹, D. Chen¹, T.P. Chen¹, C.L. Kuo¹, W.T. Shiau¹ and J.K. Chen¹, S.C. Chien and S.W. Sum, ¹United Microelectronics Corporation, Taiwan

P2-3

Modeling of Pocket Implant Effect on Drain Current Flicker Noise in High Performance Analog CMOS Devices
J.-W. Wu¹, J.C. Guo², K.-L. Chiu¹, C.-C. Cheng¹, W.Y. Lien², G.W. Huang³ and T. Wang⁴, ¹National Chiao-Tung Univ., ²Taiwan Semiconductor Manufacturing Company, and ³National Nano Device Labs, Taiwan

P2-4

Novel Substrate Engineering for High Performance CMOSFETs using Channeling Ion Implantation
M. Kitazawa¹, T. Yamashita¹, Y. Kawasaki¹, T. Kuroi¹, T. Eimori¹, M. Inuishi¹ and Y. Ohji¹, ¹Renesas Technology Corp., Japan

P2-5

A New Stable Extraction of Threshold Voltage Using Regularization Method
W.Y. Choi^{1,2}, B.Y. Choi^{1,2}, D.-S. Woo^{1,2}, M.W. Lee^{1,2}, J.D. Lee^{1,2} and B.-G. Park^{1,2}, ¹Inter-univ. Semiconductor Research Center (ISRC) and ²Seoul National Univ., Korea

P2-6

A New Approach to Gate Dielectric Integrity Based on Differences Between i)Strained and ii) Strain-Free Interfacial Regions: Applications to Devices with Alternative High-k Dielectrics
G. Lucovsky¹, J.C. Phillips² and P. Boolchand¹, ¹North Carolina State Univ., ²Rutgers Univ. and ³Univ. of Cincinnati, USA

P2-7

A Variable Channel-Size MOSFET with LDD Structure
N. Nakanose¹, Y. Arima¹, T. Asano¹, Y. Kosasayama², M. Ueno² and M. Kimata², ¹Kyushu Inst. of Technology and ²Mitsubishi Electric Corp., Japan

P2-8

Novel ESD Protection Design for Nanoscale CMOS Integrated Circuits
M.-D. Ker¹ and T.-K. Tseng², ¹National Chiao-Tung Univ., Taiwan and ²Industrial Technology Research Inst., Taiwan, Taiwan

P2-9

A New One-Transistor One-Bipolar (1T1B) Capacitor-Less DRAM Cell
J.-K. Park¹ and J. Woo¹, ¹Univ. of California at Los Angeles, USA

P2-10

On-current Modeling of poly-Si TFT
K.C. Moon¹, S.-H. Kang¹ and M.-K. Han¹, ¹Seoul National Univ., Korea

P2-11

Characterization and Modeling of High Q-Factor, High Resonant Frequency Spiral Inductors with 6 μm thick Top-Metal for RF-IC Applications
Y.-S. Lin¹, H.-W. Chiu², S.-H. Wu¹ and S.-S. Lu², ¹National Chi-Nan Univ., ²National Taiwan Univ., Taiwan

P2-12

Design Issues for Sub-100nm Analog CMOS
M. Garg¹, S. Suryagandhi¹ and J. Woo¹, ¹Univ. of California Los Angeles, USA

P2-13

Split Gate Engineering for RF/Analog Application In Sub 50 nm NMOSFET
J. Yuan¹ and J. Woo¹, ¹Univ. of California, Los Angeles, USA

P2-14

A Simple Wide-Band MIM Capacitor Model for RF Applications and the Effect of Substrate Grounded Shields
S.-S. Song¹, S.-W. Lee¹, J. Gil¹ and H. Shin², ¹Korea Advanced Institute of Science and Technology and ²Seoul National Univ., Korea

P2-15

Improvement on Turn-on Speed of Substrate-Triggered SCR Device by Using Dummy-Gate Structure for On-Chip ESD Protection
K.-C. Hsu¹ and M.-D. Ker¹, ¹National Chiao-Tung Univ., Taiwan

P2-16

A new Conductivity Modulated LDMOSFET employing Buried P Region and P+ Drain
J.-K. Oh¹, B.-C. Jeon¹, M.-K. Han¹ and Y.-I. Choi², ¹Seoul National Univ. and ²Ajou Univ., Korea

P2-17

Trench IGBT for the Improved Short Circuit Capability by Employing the Curved Junction and Wide Cell Pitch
S.-S. Kim¹, M.-W. Ha¹, Y.-I. Choi² and M.-K. Han¹, ¹Seoul National Univ. and ²Ajou Univ., Korea

P3

Silicon Process / Materials Technologies (19 Papers)

P3-1

Novel Storage-Node Contacts with Stacked PCM-Sp-TiN Barrier for MIM-Ru/Ta₂O₅/Ru Capacitors in Giga-Bit DRAMs
T. Kawagoe¹, Y. Nakamura¹, K. Kuroki¹, I. Asano¹, H. Goto¹ and N. Nakanishi¹, ¹Elpida Memory, Inc., Japan

P3-2

Very High Reliability of Ultrathin Silicon Nitride Gate Dielectric Film for sub-100nm Generation
M. Komura¹, M. Higuchi¹, W. Cheng¹, I. Ohshima², A. Teramoto², M. Hirayama², S. Sugawa² and T. Ohmi², ¹Tohoku Univ. and ²NICHE, Tohoku Univ., Japan

P3-3

Excellent Contact-Hole Etching with NH₃ Added C₂F₆ Pulse-Modulated Plasma
M. Ooka¹ and S. Yokoyama¹, ¹RCNS, Hiroshima Univ., Japan

P3-4

Electroless Copper Seed Activated by 1nm ICB-Pd Catalytic Layer for Fine Cu Interconnections
Z. Wang¹, O. Yaegashi¹, H. Sakaue¹, T. Takahagi¹ and S. Shingubara¹, ¹Hiroshima Univ., Japan

P3-5

Atomic Order Flattening of Porous Low-k Interlayer Dielectric Film
S. Kuroki¹, T. Hirota² and T. Kikkawa¹, ¹RCNS, Hiroshima Univ. and ²TAZMO Co., Ltd., Japan

P3-6

An Integrated Gate Stack Process for Sub-90nm CMOS
S.J. Chang¹, S.Y. Wu¹, C.L. Chen¹, T.L. Lee¹, Y.M. Lin¹, Y.S. Tsai¹, H.D. Su¹, S.B. Chen¹, Y.S. Chen¹, M.S. Liang¹, Y.C. See¹ and Y.C. Sun¹, ¹Taiwan Semiconductor Manufacturing Company, Ltd., Taiwan

P3-7

Precursors for chemical vapor deposition of NiSi
M. Ishikawa¹, T. Kada¹, H. Machida¹, Y. Ohshita² and A. Ogura³, ¹TRI Chemical Labs Inc., ²Toyota Technological Inst. and ³NEC Corp., Japan

P3-8

MOCVD HfAlO₂ Gate Dielectrics Deposited Using Single Cocktail Liquid Source
M.S. Joo¹, B.J. Cho¹, C.C. Yeo¹, S.J. Whoo², S. Matthew³, L.K. Bera⁴, N. Balasubramanian⁴ and D.-L. Kwong², ¹SNDL, National Univ. of Singapore, ²Jusung Engineering Co., Ltd., Korea, ³Inst. of Microelectronics, Singapore and ⁴The Univ. of Texas, Austin, Singapore

P3-9

Tight-Binding Quantum Chemical Molecular Dynamics Simulation on Chemical Mechanical Polishing Process of Cu Surface
N. Isoda¹, K. Sasata¹, T. Yokosuka¹, A. Endou¹, M. Kubo¹, A. Imamura² and A. Miyamoto^{1,3}, ¹Tohoku Univ., ²Hiroshima Kokusai Gakuin Univ. and ³NICHE, Tohoku Univ., Japan

P3-10

A Novel Photosensitive Porous Low-k Interlayer Dielectric Film
S. Kuroki¹, T. Hirota² and T. Kikkawa¹, ¹RCNS, Hiroshima Univ. and ²TAZMO Co., Ltd., Japan

P3-11

Increase of Crystallization Temperatures of Ultrathin Al₂O₃ Films Caused by Si Diffusion during Annealing
S. Migita¹, J.-W. Park², T. Yasuda¹, M. Nishizawa¹, R. Kuse², T. Nabatame² and A. Toriumi^{1,3}, ¹MIRAI-AIST, ²MIRAI-ASET and ³Univ. of Tokyo, Japan

P3-12

Neutral Beam Etching for Damage-free 50 nm Gate Electrode Patterning
S. Noda^{1,2}, H. Nishimori¹, T. Ida¹, T. Arikado³, K. Ichiki³ and S. Samukawa¹, ¹Tohoku Univ., ²Semiconductor Leading Edge Technologies, Inc., ³Ebara Research Co., Ltd., Japan

P3-13

Defect Generation in Gate Oxide by Selective Oxidation in Hydrogen-rich Wet Ambient
H.-J. Cho¹, K.-Y. Lim¹, S.-A. Jang¹, J.-H. Lee¹, J.-G. Oh¹, Y.-S. Kim¹, H.-S. Yang¹ and H.-C. Sohn¹, ¹Hynix Semiconductor Inc., Korea

P3-14

Improving Electrical Properties of CVD HfO₂ by Multi-Step Deposition and Annealing in a Gate Cluster Tool
C.C. Yeo¹, B.J. Cho¹, M.S. Joo¹, S.J. Whoo², D.-L. Kwong², L.K. Bera⁴, S. Mathew⁴ and N. Balasubramanian⁴, ¹National Univ. of Singapore, ²Jusung Engineering Co., Ltd., ³The Univ. of Texas at Austin and ⁴Inst.s of Microelectronics, Singapore

P3-15

Influence of Humidity on Electrical Characteristics of Porous Silica Films
S. Sakamoto¹, S. Kuroki¹ and T. Kikkawa¹, ¹RCNS, Hiroshima Univ., Japan

P3-16

Chemical structure of N Atoms in the Transition Region of the SiO(N)/Si Interface -A New Spectroscopic Method with Hydrogenation Reaction in HF Acid-
N. Mizuta¹ and S. Watanabe¹, ¹Fujitsu Labs Ltd, Japan

P3-17

The sheet resistance instability in the sub-100 nm tungsten poly-metal wordline due to an *in-situ* NH₃ pre-annealing during the sealing nitride deposition
K.-Y. Lim¹, J.-H. Lee¹, H.-J. Cho¹, J.-G. Oh¹, B.-S. Hong¹, S.-A. Jang¹, Y.-S. Kim¹, H.-S. Yang¹ and H.-C. Sohn¹, ¹Hynix Semiconductor Inc., Korea

P3-18

Influence of interface layers and bottom electrode on (Ba,Sr)TiO₃ thin film leakage current
M. Yamato¹ and T. Kikkawa¹, ¹RCNS, Hiroshima Univ., Japan

P3-19

Interface Oxidation Mechanism in HfO₂/Silicon System with Post-Deposition Annealing
H. Shimizu¹, M. Sasagawa¹, K. Kita¹, K. Kyuno¹ and A. Toriumi¹, ¹The Univ. of Tokyo, Japan

P4
New Materials and Characterization
(18 Papers)

P4-1
Improving the Accuracy of Modified Shift-and-Ratio Channel Length Extraction Method Using Scanning Capacitance Microscopy
C.W. Eng^{1,2}, W.S. Lau¹, Y.Y. Jiang³, D. Vigar², K.C. Tee¹, L. Chan², S.W.V. Lim³ and A. Trigg¹,
¹Nanyang Technological Univ. of Singapore, ²Chartered Semiconductor Manufacturing Ltd and ³Inst. of Microelectronics, Singapore

P4-2
Influence of nitrogen profile on metal/workfunction in Mo/SiO₂/Si MOS structure
M. Hino¹, T. Amada¹, N. Maeda¹ and K. Shibahara¹, ¹RCNS, Hiroshima Univ., Japan

P4-3
Compact Electrical Characterization of Nano-CMOS Transistor with 1.2nm Ultrathin Gate Dielectric
H.S. Kang¹, W.-Y. Quan², K.S. Kim³, C.B. Oh⁴, H.J. Ryu¹, C.K. Baek³, B. Kim², Y.W. Kim¹, K.P. Suh¹, and D.M. Kim²,
¹Samsung Electronics, ²Korea Inst. for Advanced Study, Korea

P4-4
Cross-Hatch Related Oxidation and Reliability of Gate Oxide of Strained-Si/SiGe
M. Nishisaka¹ and T. Asano¹,
¹Kyushu Inst. of Technology, Japan

P4-5
Visible Light Irradiation Effects on Atomic-Scale Observations of Hydrogenated Amorphous Silicon Films by Scanning Tunneling Microscopy
K. Arima¹, H. Kakiuchi¹, M. Ikeda¹, K. Endo², M. Morita¹ and Y. Mori², ¹Osaka Univ. and ²Research Center for Ultra-Precision Science and Technology, Osaka Univ., Japan

P4-6
Influence of structural variation of Ni silicide thin films on electrical property for contact materials
K. Okubo¹, Y. Tsuchiya¹, O. Nakatsuka¹, A. Sakai¹, S. Zaima¹ and Y. Yasuda¹,
¹Nagoya Univ., Japan

P4-7
Ultra-shallow Boron Profile Fitting Compensating for Surface Contamination by Utilizing Genetic Algorithms
M. Murakawa¹, K. Shibahara², Y. Oda¹, T. Higuchi¹ and K. Nishi¹, ¹AIST, ²Hiroshima Univ. and ³SELETE, Japan

P4-8
Nucleation-Control in Solid-Phase-Crystallization of a-Si/SiO₂ by Local Ge Insertion
I. Tsunoda¹, K. Nagatomo¹, A. Kenjo¹, T. Sadoh¹, S. Yamaguchi² and M. Miyao¹,
¹Kyushu Univ. and ²Hitachi, Japan

P4-9
Atomic-scale Adsorbent Structure of Contaminant Metal on Si(100) Surface and its Effect on Thermal Oxidation
T. Onizawa^{1,2}, T. Narushima^{1,2,4}, K. Miki^{1,3} and K. Yamabe², ¹NRI, ²AIST, ³Univ. of Tsukuba, ⁴NML, NIMS and ⁵SFI Trinity Nanoscience Lab, Trinity College Dublin, Japan

P4-10
Effect of Vacuum Annealing on High-k Dy₂O₃ Thin Films Deposited on Si(100)
S. Ohmi¹, H. Yamamoto¹, J. Taguchi¹, K. Tsutsui¹ and H. Iwai¹, ¹Tokyo Inst. of Technology, Japan

P4-11
Formation of Strained β -FeSi₂(Ge) by Ge-Segregation Controlled Solid-Phase Growth of [Amorphous Si/FeSiGe]_n Multi-Layered Structure
T. Sadoh¹, M. Owatari¹, A. Kenjo¹, T. Yoshitake¹, M. Itakura¹ and M. Miyao¹,
¹Kyushu Univ., Japan

P4-12
Electrical properties of crystalline γ -Al₂O₃ films using conductive-AFM and MISFETs with Aluminum gates
T. Okada¹, R. Ito¹, M. Shahjahan¹, K. Sawada¹ and M. Ishida¹, ¹Toyohashi Univ. of Technology, Japan

P4-13
Wet Etching Characteristics of both As-deposited and Annealed Al₂O₃ and HfAlO₃ Films
T. Nishimura¹, R. Kuse², K. Tominaga³, T. Nabatame² and A. Toriumi^{1,3}, ¹MIRAI project, ASRC, AIST, ²MIRAI ASET and ³The Univ. of Tokyo, Japan

P4-14
Impact of Ti/TiN Formation on Ultra-thin Gate Oxide Reliability (HCI and NBTI) for Deep Sub-micron CMOS Transistors
C. Liu¹, M.G. Chen¹, Y.R. Yang¹ and Y.T. Loh¹, ¹UMC, Taiwan

P4-15
Characterization and Comparison of Strained Si_{0.6}C_{0.4} MOSFET Grown by Gas Source MBE and Hot Wire Cell Method
T. Watahiki¹, K. Abe², A. Yamada³ and M. Konagai¹,
¹Tokyo Inst. of Technology, ²Shinshu Univ., Japan

P4-16
Effect of Nitrogen Annealing on the Electrical Properties of Ultrathin Crystalline γ -Al₂O₃ High- κ Dielectric Films Deposited on Si(111) Substrates
M. Shahjahan¹, T. Okada¹, K. Sawada¹ and M. Ishida¹,
¹Toyohashi Univ. of Technology, Japan

P4-17
Electrical properties and conduction mechanism of ZrO₂ films on Si_{0.7}C_{0.3}
G.K. Dalapati¹, S.K. Samanta², S. Chatterjee³, P.K. Bose⁴, S. Varma⁵, S. Patil⁶ and C.K. Maiti⁷, ¹IIT Kharagpur, ²Jadavpur Univ., ³Inst. of Physics, Bhubaneswar, India

P4-18
Failure Mechanism of Nano-crystalline VN barrier in Cu/VN/SiO₂/Si system
T. Itoi¹, O. Yanada¹, K. Satoh¹, B.M. Takeyama¹ and A. Noya¹,
¹Kitami Inst. of Technology, ²Chiba Univ., ³SEC Ltd. and ⁴Hitachi Kokusai Electric Inc., Japan

P5
Compound Semiconductor Materials and Devices
(12 Papers)

P5-1
Metal-Semiconductor-Metal UV Photodetector Based on AlGaIn/GaN Heterostructure
H. Jiang¹, T. Egawa¹, H. Ishikawa¹, Y. Dou¹, C. Shao¹ and T. Jimbo¹, ¹Nagoya Inst. of Technology, Japan

P5-2
Low Frequency Noise Caused by Substrate Current in AlGaAs/InGaAs HEMTs
M. Wada¹, S. Nishiyama¹, T. Nakamoto¹ and K. Higuchi¹,
¹Hiroshima Univ., Japan

P5-3
Electro Static Discharge effects on AlGaIn/GaN HEMTs on sapphire substrates
S.-C. Lee¹, J.-C. Herl¹, K.-S. Seo¹ and M.-K. Han¹, ¹Seoul National Univ., Korea

P5-4
Study of InGaP/InGaAs Double Doped Channel Heterostructure Field-effect Transistor (DDCHFET)
H.-M. Chuang¹, C.-Y. Chen¹, P.-H. Lai¹, S.-I. Fu¹, Y.-Y. Tsai¹, C.-I. Kao¹ and W.-C. Liu¹, ¹Inst. of Microelectronics, National Cheng-Kung Univ., Taiwan

P5-5
Nitride-based blue LEDs with GaN/SiN double buffer layers
C.-H. Kuo¹, S.-J. Chang¹, Y.-K. Su¹, C.-K. Wang¹, L.-W. Wu¹, J.-K. Sheu² and J.-M. Tsai³, ¹National Cheng Kung Univ., ²National Cheng Kung Univ. and ³South Epitaxy Corporation, Taiwan

P5-6
Thermal Annealing Effect in GaInNAs Thin Films Estimated by X-ray Absorption Fine Structure Spectroscopy
K. Uno¹, M. Yamada¹, T. Takizawa² and I. Tanaka¹,
¹Fac. Systems Eng., Wakayama Univ. and ²Matsushita Elec. Co., Ltd., Japan

P5-7
A Double-Barrier-Emitter Triangular Barrier Optoelectronic Switch
J.-Y. Chen¹, D.-F. Guo², K.-M. Lee³, H.-M. Chuang¹, C.-Y. Chen¹ and W.-C. Liu¹,
¹National Cheng-Kung Univ. and ²Chinese Air Force Academy, Taiwan

P5-8
GaAs-MISFETs with nm-Thin Gate Insulating Films Formed by Oxi-Nitridation Process
M. Takebe¹, N.C. Paul¹, K. Nakamura¹, K. Iiyama¹ and S. Takamiya¹, ¹Kanazawa Univ., Japan

P5-9
Characterization of Threading Dislocation in Si-doped GaN Films by High Spatial Resolution Cathodoluminescence Spectroscopy
R. Sugie¹, M. Yoshikawa² and H. Harima², ¹Toray Research Center Inc. and ²Kyoto Inst. of Technology, Japan

P5-10
Characterization of AlInAsSb/GaInAsSb Multiple Quantum Wells Grown by MOVPE
Y.-K. Su¹, C.-H. Wu¹ and J.-R. Chang², ¹Inst. of Microelectronics, National Cheng Kung Univ., ²Epistar Corporation, Taiwan

P5-11
Growth Temperature Dependence of Nitrogen Incorporation in GaNAs Grown by Chemical Beam Epitaxy
Y. Sun¹, M. Yamamori¹, T. Egawa¹ and H. Ishikawa¹,
¹Nagoya Inst. of Technology, Japan

P5-12
Al-doped ZnO Intermediate Layer for AlGaIn/GaN HEMT Ohmic Contact
K. Nishizono¹, M. Okada¹, M. Kamei², D. Kikuta¹, J.-P. Ao¹, K. Tominaga¹ and Y. Ohno¹,
¹The Univ. of Tokushima, Japan

P6
Optoelectronic Devices and Photonic Crystal Devices
(14 Papers)

P6-1
Investigation of Nonreciprocal Phase Shift Characteristics for Integrated Optical Waveguide Isolators Utilizing Magnetic Photonic Crystals
J.S. Yang¹, G. Lee¹, T.H. Lee¹, Y.-I. Kim¹, M.-C. Park¹, Y.T. Byun¹, D.H. Woo¹, S. Lee¹, S.H. Song² and S.H. Kim¹,
¹Korea Inst. of Science and Technology and ²Hanyang Univ., Korea

P6-2
Magneto-optic Spatial Light Modulator with One-Step Pattern Growth on Ion-Milled Substrates by Liquid-Phase Epitaxy
J.-H. Park^{1,2}, J.-K. Cho², K. Nishimura¹, H. Uchida¹ and M. Inoue^{1,4}, ¹Toyohashi Univ. of Technology, Japan, ²Gyeongang National Univ., Korea, ³ASTF and ⁴CREST-JST, Japan

P6-3
Optical Properties of Acrylate-Based Negative-Type Photoresist and Fabrication of Optical Waveguides
P. Gutafik¹, O. Sugihara² and N. Okamoto³, ¹Shizuoka Univ. and ²Tohoku Univ., Japan

P6-4
Optical Tuning of Defect-Induced Pass-Band in Photonic Crystal Waveguide
M. Tsuji¹, Y. Iida¹ and Y. Omura¹, ¹Kansai Univ., Japan

P6-5
Numerical Analysis of Waveguides in Three-Dimensional Photonic Crystal with Finite Thickness
Y. Watanabe¹, N. Yamamoto^{1,2} and K. Komori¹, ¹AIST and ²CREST, JST, Japan

P6-6
Fabrication of Wide Area Two-Dimensional Photonic Crystal Using Holographic Lithography
J.I. Moon¹, S.H. Kim¹, S.H. Park¹ and Y.T. Lee¹, ¹Kwangju Inst. of Science Technology, Korea

P6-7
A Study of Magnetostriction and Its Application to Silicon-on-Insulator Waveguides
P.S. Chan¹ and H.K. Tsang¹, ¹The Chinese Univ. of Hong Kong., China

P6-8
Blue Luminescence of Porous Alumina Membranes Prepared by Anodic Oxidation
T. Echizenya¹, K. Takase¹, Y. Takahashi¹, Y. Takano¹ and K. Sekizawa¹, ¹Nihon Univ., Japan

P6-9
AlGaAs/InGaAs DFB Laser by One Time Selective MOCVD Growth on a Grating Substrate
Y. Takasuka^{1,2}, K. Yonei², H. Yamauchi¹ and M. Ogura¹,
¹AIST and ²Shibaura Inst. of Technology, Japan

P6-10
InGaIn/GaN Light Emitting Diodes with a Lateral Current Blocking Structure
W.-B. Chen¹, Y.-K. Su¹, C.-L. Lin¹, H.-C. Wang¹ and S.-M. Chen², ¹National Cheng Kung Univ., and ²Epitach Technology Corporation, Taiwan

P6-11
Characteristics of P-I-i-I-N GaAs/Al_{0.35}Ga_{0.65}As Phase Modulator and MultiMode Interference Used in the TE/TM Mode Splitter
S.-P. Kim^{1,2}, J.-M. Son^{1,2}, S.-S. Lee¹, S. Lee², D.-H. Woo² and S.-H. Kim², ¹Hanyang Univ. and ²Korea Inst. of Science and Technology, Korea

P6-12
Surface Plasmon Resonance and Emission Light Properties of Polystyrene Sphere Thin Films
K. Shinbo¹, S. Miyabayashi¹, K. Yoshizawa¹, H. Shirasawa¹, K. Kato¹ and F. Kaneko¹,
¹Niigata Univ., Japan

P6-13
Enhanced Frequency Response Associated with Negative Photoconductance in an InGaAs/InAlAs Avalanche Photodetector
G. Kim¹, I.G. Kim¹, J.H. Baek¹ and O.K. Kwon¹, ¹Electronics & Telecommunication Research Inst., Korea

P6-14
The Characteristic of InGaIn/GaN Multiple-Quantum-Well Metal-Insulator-Semiconductor Photodiodes Using SiO₂ Fabricated by Photochemical Vapor Deposition
P.C. Chang¹, C.H. Chen², S.J. Chang¹, Y.K. Su¹, P.C. Chen¹, Y.D. Jhou¹, H. Hung¹, S.L. Wu², and K.C. Huang², ¹National Cheng Kung Univ. and ²Cheng Shiu Inst. of Technology, Taiwan

P7
**Novel Devices, Physics,
and Fabrication**
(8 Papers)

P7-1
Novel comb-type differential pressure sensor with silicon beams embedded in a silicone rubber membrane
C.T. Seo¹ and J.H. Lee¹,
¹Kyungpook National Univ., Korea

P7-2
Periodic Coulomb oscillation in highly doped Si single-electron transistor
T. Kitade¹, K. Ohkura¹ and A. Nakajima¹, *¹RCNS, Hiroshima Univ., Japan*

P7-3
Active Pixel Sensor Using an SOI MOSFET Photodetector with a Quantum Wire
J.-H. Park¹, S.-H. Seo¹, I.-S. Wang¹, J.-H. Kim¹, J.-K. Shin¹, P. Choi¹, Y.-C. Jo² and H. Kim², *¹Kyungpook National Univ. and ²Korea Electronics Technology Inst., Korea*

P7-4
Side Gating Phenomenon in GaAs Quantum Wire Transistors
R. Jia¹, S. Kasai¹ and H. Hasegawa¹, *¹RCIQE, Hokkaido Univ., Japan*

P7-5
Observation of current modulation in SAM-FET fabricated by an air-bridge structure
K. Sasao¹, Y. Azuma¹, N. Kaneda¹, E. Hase¹, Y. Miyamoto¹ and Y. Majima¹, *¹Tokyo Inst. of Technology, Japan*

P7-6
Generation of Local Magnetic Field by Nano Electro-Magnets
H.K. Kim^{1,2}, S.H. Hong¹, B.C. Kim¹, J.S. Hwang², S.W. Hwang^{1,2} and D. Ahn², *¹Korea Univ. and ²Univ. of Seoul, Korea*

P7-7
Atomic-scale Smoothing and Structural Analysis of LiNbO₃ Surface
A. Saito^{1,2}, H. Matsumoto¹, S. Ohnishi², M. Akai-Kasaya¹, Y. Kuwahara^{1,2} and M. Aono^{1,2}, *¹Osaka Univ., ²RIKEN and ³National Inst. for Materials Science, Japan*

P7-8
Electron Transport in Molecular Enamel Wires
Rodion Belosludov¹, Amir Farajian¹, Hiroshi Mizuseki¹, Kyoko Ichinoseki¹ and Yoshiyuki Kawazoe¹, *¹Tohoku University, Japan*

P8
**Quantum Nanostructure
Devices and Physics**
(10 Papers)

P8-1
Spin depolarization via tunneling effects in asymmetric double quantum dot structure
H. Sasakura¹, S. Adachi¹, S. Muto¹, H. Song², T. Miyazawa² and T. Usuki², *¹Hokkaido Univ. and ²CREST, JST and ³Fujitsu Labs Ltd., Japan*

P8-2
Mechanical Properties of Nanometer-sized Cu Contacts
T. Kizuka¹, M. Mori¹, S. Fujisawa² and A. Yabe², *¹Univ. of Tsukuba, ²AIST, Japan*

P8-3
A Study on Doping Density in InAs/GaAs Quantum Dot Infrared Photodetector
U.H. Lee¹, Y.H. Kang¹, J.H. Oum¹, S.-J. Lee², M. Kim², S.K. Noh², Y.D. Jang¹, D. Lee¹ and S. Hong¹, *¹Korea Advanced Inst. of Science and Technology, ²Korea Research Inst. of Standards and Science and ³Chungnam National Univ., Korea*

P8-4
Enhanced Optical Properties of High Density (>10¹¹/cm²) InAs/AlAs Quantum Dots by Using Hydrogen Passivation
S.-K. Park¹, J. Tatebayashi¹, Y.J. Park² and Y. Arakawa¹, *¹RCAST and IIS, Univ. of Tokyo, Japan and ²Korea Inst. of Science and Technology, Korea*

P8-5
Controlling the optical properties of self-assembled InAs quantum dots by various annealing treatments
J.-J. Yoon¹, S.-I. Jung¹, H. Choi¹, J.W. Lee¹, G.S. Cho¹, M.H. Jeon¹, J.-Y. Leem¹, D.Y. Lee², J.S. Kim², J.S. Son², S.I. Ban¹, J.I. Lee² and J.S. Kim⁶, *¹InJe Univ., ²Yeungnam Univ., ³Nanomaterials Lab., ⁴Kyungwoon Univ., ⁵Materials Evaluation Center and ⁶Basic Res. Lab., ETRI, Korea*

P8-6
Control of GaSb/GaAs Quantum Nanostructures by Molecular Beam Epitaxy
T. Nakai¹, S. Iwasaki¹ and K. Yamaguchi¹, *¹The Univ. of Electro-Communications, Japan*

P8-7
Formation of Ge Quantum dots by Selective Oxidation of SiGe alloys for Single-Electron Devices
P.-W. Li¹, W.-M. Liao¹, S.W. Lin¹, P.S. Chen¹ and M.J. Tsai¹, *¹National Central Univ. Taiwan*

P8-8
Investigation of Ultrafast Carrier Dynamics in Quantum Wire by Terahertz Spectroscopy
I. Morohashi^{1,2}, K. Komori^{1,2}, T. Hidaka¹, G.-R. Wang¹, M. Ogura¹ and M. Watanabe¹, *¹National Inst. of Advanced Industrial Science and Technology, ²CREST, JST and ³Shonan Inst. of Technology, Japan*

P8-9
Influence of deep-level concentrations on strong red photoluminescence from nano-porous silicon formed on Fe-contaminated silicon substrate
D.-Y. Lee¹, J.-W. Park¹, S.-S. Choi¹, D.-H. Kim¹, I.-H. Bae¹, J.-Y. Leem², J.-S. Kim³, S.-K. Kang⁴, J.-S. Son¹ and I.-S. Kim¹, *¹Yeungnam Univ., ²Inje Univ., ³National Inst. for Materials Science, ⁴Kyunghee Univ. and ⁵Kyungwoon Univ., Korea*

P8-10
Identification of valence-band ordering in ZnO by using four-wave mixing
S. Adachi¹, S. Muto¹, K. Hazu², T. Sota², K. Suzuki² and S. Chichibu³, *¹Hokkaido Univ., ²Waseda Univ. and ³Univ. of Tsukuba, Japan*

P9
**Silicon-on-Insulator
Technologies**
(8 Papers)

P9-1
SOI SRAM / DRAM Cells for 0.5 Volt Operation
M. Terauchi¹, *¹Hiroshima City Univ., Japan*

P9-2
Complete Surface-Potential-Based SOI-MOSFET Model for Circuit Simulation
D. Kitamaru¹, Y. Uetsuji¹ and M. Miura-Mattausch¹, *¹Hiroshima Univ., Japan*

P9-3
Complementary Operation of Schottky Source/Drain SOI MOSFET with Shallow Doped Extension
S. Matsumoto¹, M. Nishisaka¹ and T. Asano¹, *¹Kyushu Inst. of Technology, Japan*

P9-4
A Workable Use of Floating-Body SOS MOSFET as a Transconductance Mixer
S. Lam¹, A.C.-K. Chan¹, W.-K. Lee¹, P.K.T. Mok¹, P.K. Ko¹ and M. Chan¹, *¹Hong Kong Univ. of Science & Technology, Hong Kong*

P9-5
Threshold Voltage Control on the Body-Tied FinFET (OMEGA MOSFET)
H.J. Jo¹, T.-S. Park², J.D. Choe¹, S.Y. Han¹, J.H. Jeong¹, M.C. Chae¹, D.G. Park¹, K. Kim¹, E. Yoon² and J.-H. Lee¹, *¹Samsung Electronics Co., Ltd, ²Seoul National Univ. and ³Kyungpook National Univ., Korea*

P9-6
High Performance Buried Gate Surrounding Gate Transistor (BG-SGT) for Future Three-Dimensional Devices
M. Iwai¹, Y. Yamamoto¹, R. Nishi¹, H. Sakuraba¹, T. Endoh¹ and F. Masuoka¹, *¹RIEC, Tohoku Univ., Japan*

P9-7
Thermal conductivity of high-integrity nanometer buried oxides by SIMOX
Y. Dong¹, X. Wang¹, J. Chen¹, M. Chen^{1,2}, X. Wang^{1,2}, P. He¹, L. Tian¹ and Z. Li¹, *¹Shanghai Inst. of Microsystem and Information Technology, Chinese Academy of Sciences, ²Shanghai Simgui Technology Co., Ltd. and ³Inst. of Microelectronics, Tsinghua Univ., China*

P9-8
Low frequency noise in partially-depleted SOI MOSFETs operating from linear region to saturation region at various temperatures
K.-M. Chen¹, H.-H. Hu², G.-W. Huang¹, S.-Y. Huang², A.S. Peng¹, W.-K. Yeh¹ and C.-Y. Chang¹, *¹Natioanl Nano Device Labs, ²Natioanl Chiao Tung Univ. and ³National Univ. of Kaohsiung, Taiwan*

P10
**Non-Volatile Memory
Technologies**
(9 Papers)

P10-1
Improvement of Data Retention in Floating Gate Flash EEPROM's with P-Doped Floating Gate
B.C. Wu¹, H.W. Tsai¹, S.S. Chung¹, C.J. Lin¹, D.S. Kuo¹, and M.S. Liang², *¹National Chiao Tung Univ., ²Tsmc, Science-based Industrial Park, Hsinchu, Taiwan and ³Nexflash Inc., San Jose, USA*

P10-2
New Three Dimensional High Density S-SGT Flash Memory Architecture using Self-Aligned Interconnection Fabricating Technology without Photo Lithography Process for Tera Bits and Beyond
H. Sakuraba¹, K. Kinoshita², T. Tanigami², T. Yokoyama¹, S. Horii¹, M. Saitoh², K. Sakiyama², T. Endoh¹ and F. Masuoka¹, *¹RIEC, Tohoku Univ. and ²Sharp Corporation, Japan*

P10-3
The Impact of Technology Parameters and Scaling on the Programming Performance and Drain Disturb in CHISEL Flash EEPROMs
D. Nair¹, N. Mohapatra¹, S. Mahapatra¹ and S. Shukuri², *¹Indian Inst. of Technology, India and ²Hitachi Ltd., Japan*

P10-4
Key technologies of First 'Chain'-32M bit Ferroelectric RAM
T. Ozaki¹, N. Nagel¹, Y. Kumura¹, J. Lian², A. Hilliger¹, T. Tsuchiya¹, R. Bruchhaus, H. Kanaya¹, H. Koyama, U. Wellhausen, O. Hidaka, S. Shuto, S. Gernhardt, Y. Shimajo, B.K. Moon, H. Itokawa, U. Egger, H. Zhuang, K. Tomioka, M. Fukushima, K. Yamakawa, D. Takashima, I. Kunishima¹, Y. Oowaki¹ and G. Beitel², *¹Semiconductor Company, Toshiba Corporation and ²Infineon Technologies Japan K.K., Japan*

P10-5
High performance Pt/SrBi₂Ta: O/HfO₂/Si structure for 1T ferroelectric random access memory
D.-Y. Wang¹, C.-H. Chien², M.-J. Yang², P. Lehnen¹, C.-C. Leu², S.-H. Chuang², T.-Y. Huang¹ and C.Y. Chang¹, *¹National Chiao Tung Univ., ²National Nano Device Labs and ³AIXTRON AG, Germany*

P10-6
Improvement in Read Endurance of Ferroelectric Gate Field-Effect Transistor Memory with an Intermediate Electrode
D.K. Tran¹ and S. Horita¹, *¹JAIST, Japan*

P10-7
A Novel Sensing Circuit for High Speed Synchronous MRAM
H. Kim¹, S. Lee¹, S. Lee¹, H. Shin¹ and D. Kim², *¹Ewha Womans Univ. and ²Kookmin Univ., Korea*

P10-8
Electrical Characterization Sub-micron MTJ Cells Using SPM
S. Park¹, J. Heo¹, I. Chung¹ and T. Kim¹, *¹SungKyunKwan Univ. and ²Samsung Advanced Inst. of Technology, Korea*

P10-9
Highly Anisotropic and Corrosion-less PtMn Etching using Negative Ions in Pulse-Time-Modulated Chlorine Plasma
S. Kumagai¹, T. Shiraiwa² and S. Samukawa¹, *¹Tohoku University and ²Micro Systems Network Company, Sony Corporation, Japan*

P11
**SiGe/III-V/III-N Devices
and Circuits for Wireless
and Optical
Communications**
(4 Papers)

P11-1
Balanced-type Peak Power Injection Amplifier for Simultaneous High Efficiency and Large Saturation Power
K. Iyomasa¹, M. Nakayama¹, K. Horiguchi¹, Y. Ikeda¹ and Y. Sakai¹, *¹Mitsubishi Electric Corporation, Japan*

P11-2
Indium Content Dependence of Electron Velocity and Impact Ionization in InAlAs/InGaAs Metamorphic HEMTs
H. Ono¹, S. Taniguchi¹ and T. Suzuki², *¹Sony Corporation and ²AIST, Japan*

P11-3
Two-Step Electrode Self-Aligned Process of InP-based RTDs for Highly Integrated RTD/HEMT Circuits
T. Ohki¹, N. Okamoto¹, T. Takahashi¹, K. Makiyama¹, K. Imanishi¹ and N. Hara¹, *¹Fujitsu Labs Ltd., Japan*

P11-4

The fabrication of enhancement-mode metamorphic InAlAs/InGaAs HEMT by Pt Schottky metal diffusion
C.-K. Lin¹, J.-C. Wu¹, W.-K. Wang¹, H.-C. Chiu¹ and Y.-J. Chan¹, ¹National Central Univ., Taiwan

P12
System-Level Integration and Packaging Technologies

(3 Papers)

P12-1

Effect of High Resistivity Si Substrate on Antenna Transmission Gain for On-Chip Wireless Interconnects
S. Watanabe¹, A.B.M. Harun-ur Rashid¹ and T. Kikkawa¹, ¹RCNS, Hiroshima Univ., Japan

P12-2

Stacked π -type Equivalent Circuit Analysis of Ferromagnetic RF Integrated Inductor
M. Yamaguchi¹, S. Ikeda¹, S. Bae¹, S. Tanabe², K. Sugawara³ and A. Konrad³, ¹Tohoku Univ., ²Mitsubishi Electric Co., Japan and ³Univ. of Toronto, Canada

P12-3

A Study of ESD Protection under Pad Design for Copper-Low K VLSI Circuits
J.-W. Lee¹, A. Chao³, Y. Li^{1,2} and H. Tang³, ¹National Nano Device Labs, ²National Chiao Tung Univ. and ³United Microelectronics Corporation, Taiwan

P13
Organic Semiconductor Devices and Materials

(6 Papers)

P13-1

Characterization of hydrogen treated Pentacene OTFT
S.-C. Suen¹, W.-T. Whang² and J.-Y. Yang¹, ¹National Nano Device Labs and ²Inst. of Materials Science and Engineering, National Chiao-Tung Univ., Taiwan

P13-2

Thickness Dependent Device Operation of Sublimed Molecular Field-Effect Transistors
S. Hoshino¹, M. Yoshida¹, S. Uemura¹, T. Kodzasa¹, T. Kamata¹ and K. Yase¹, ¹AIST, Japan

P13-3

A Study on Morphology and Electrical Properties of Dendrimer Complex with Pt Ions
K.-H. Jung¹, H.-K. Shin¹, C. Kim¹ and Y.-S. Kwon¹, ¹Dong-A Univ., Korea

P13-4

High Resolution Periodical Structure Fabricated by Laser Machining in Photosensitive Polymers
S. Shibata¹, O. Sugihara², N. Okamoto³ and T. Kaino², ¹Shizuoka Univ., ²Tohoku Univ. and ³Shizuoka Univ., NEDO, Japan

P13-5

Fabrication of a Photoelectrochemical Cell Using a Self-Assembled Monolayer of Tris(2,2'-bipyridine)ruthenium(II)-Viologen Linked Thiol on Multistructured Gold Nanoparticles
N. Terasaki¹, K. Otsuka², T. Akiyama² and S. Yamada², ¹AIST and ²Kyushu Univ., Japan

P13-6

Electrochemical Studies on a Self-Assembled Viologen Monolayer using Quartz Crystal Microbalance
J.-Y. Ock¹, H.-K. Shin¹, D.-J. Qian², J. Miyake² and Y.-S. Kwon¹, ¹Dong-A Univ., Korea and ²Tissue Engineering Research Center, AIST, Japan

P14
Micro-Nano Electromechanical Devices for Bio- and Chemical Applications

(4 Papers)

P14-1

Incident Angle Effect on Deep MEMS Structure in Resist Spray Coating Technique
V.K. Singh¹, M. Sasaki¹ and K. Hane¹, ¹Tohoku Univ., Japan

P14-2

A High Resolution Hemoglobin Measurement Cell Integrated with Signal Processing Circuit
T. Noda¹, T. Hidekuni¹, M. Ashiki¹, H. Ebi², K. Sawada¹ and M. Ishida¹, ¹Toyohashi Univ. of Technology and ²HORIBA Ltd., Japan

P14-3

Vertically Buckled Bridges for Three-Dimensional SOI-MEMS
M. Sasaki¹, D. Briand², W. Noell² and N. de Rooij², ¹Tohoku Univ. and ²Univ. of Neuchatel, Japan

P14-4

An Investigation on The Mechanism of EHD Phenomena in High Intensity and Asymmetric Electric Field
S. Suzuki¹, T. Nakasone¹ and K. Ishikawa¹, ¹SEIKI Univ., Japan