

Tuesday, September 16

EMINENCE HALL

PL: Opening Session (9:30 - 12:30)

Chairpersons: S. Kawamura, AIST and M. Koyanagi, Tohoku Univ.

9:30 PL-0

Welcome Address and Award Presentation
M. Nakamura, Hitachi

9:45 PL-1 (Plenary)

Research and Development Strategy for Creation of Corporate Value
T. Ikoma, Hitotsubashi Univ., Japan

10:30 PL-2 (Plenary)

Role and Strategy of IMEC as a European Player in a Globalized Research Era
G.J. Declerck, IMEC, Belgium

11:15 PL-3 (Plenary)

Progress and Perspective of Nanostructure Devices for Ubiquitous Information Network
Y. Arakawa, Univ. of Tokyo, Japan

12:30-14:00 Lunch

Room A	Room B	Room C	Room D	Room E	Room F	Room G
A-1: Advanced Silicon Devices and Device Physics -Gate Stack Technologies- (14:00-15:50) Chairs: T. Mogami (NEC) K. Shibahara (Hiroshima Univ.)	B-1: Non-Volatile Memory Technologies -Non-Volatile Memory I- (14:00-16:00) Chairs: T. Nakamura (Rohm) Y. Shimada (Matsushita Electric)	C-1: Silicon Process / Materials Technologies -High-k Gate Dielectric I- (14:00-15:50) Chais: Y. Tsunashima (Toshiba) H. Kitajima (Selete)	D-1: New Materials and Characterization -Oxide Reliability and Surface Characterization- (14:00-16:00) Chairs: H. Satake (Toshiba) T. Maruizumi (Hitachi)	E-1: Quantum Nanostructure Devices and Physics -Fabrication and Micromechanics- (14:00-16:00) Chairs: Y. Hirayama (NTT) J. Motohisa (Hokkaido Univ.)	F-1: Compound Semiconductor Materials and Devices -III-V and Nitride Electron Devices- (14:00-16:00) Chairs: T. Mizutani (Nagoya Univ.) M. Kuzuhara (FED)	G-1: Advanced Silicon Circuits and Systems -Advanced CMOS Circuits and Systems- (14:00-15:50) Chairs: T. Kuroda (Keio Univ.) M. Fujishima (Univ. of Tokyo)
14:00 A-1-1 (Invited) Dual workfunction metal-gate FinFET devices fabricated using total gate silicidation J. Kedzierski ¹ , E. Nowak ² , M. Jeong ³ , T. Kanarski ³ , and D. Boyd ³ , ¹ SRDC, IBM, ² Microelectronics Division, USA	14:00 B-1-1 (Invited) Current FeRAM Technology Developments and Scaling towards 3-D Capacitor Cells D.J. Wouters ¹ , ¹ IMEC, Belgium	14:00 C-1-1 (Invited) Mobility in high-kdielectric based field effect transistors L-A Ragnarsson ¹ , W. Tsai ² , A. Kerber ³ , P.J. Chen ⁴ , E. Cartier ⁵ , L. Pantisano ⁶ , S. De Gendt ⁶ , and M. Heyns ⁶ , ¹ IMEC, Belgium, ² Intel Corp., ³ Infineon, ⁴ Texas Instruments, USA, and ⁵ IBM	14:00 D-1-1 The Effect of Boron and Fluorine Incorporation in SiON Gate Insulator on NBTI T. Sasaki ¹ , F. Ootsuka ¹ , H. Ozaki ¹ , M. Tomikawa ¹ , M. Yasuhira ¹ and T. Arikado ¹ , ¹ SELETE, Japan	14:00 E-1-1 (Invited) Electronic and photonic devices via one-dimensional stacking of quantum structures L. Samuelson ¹ , ¹ Lund Univ., ² Solid State Physics/the Nanometer Consortium	14:00 F-1-1 (Invited) Ultrahigh Performance InP HEMTs A. Endoh ¹ , Y. Yamashita ¹ , K. Shinohara ² , K. Hikosaka ¹ , T. Matsui ³ , S. Hiyamizu ⁴ , and T. Mimura ¹ , ¹ Fujitsu Labs Ltd., ² Osaka Univ., Japan	14:00 G-1-1 (Invited) Silicon Integration of UWB: Choices and Challenges S.G. Narendra ¹ Circuit Research - Intel Labs, USA
14:30 A-1-2 Influences of Gate-Poly Impurity Concentration on Inversion-Layer Mobility in MOSFETs with Ultrathin Gate Oxide Film J. Koga ¹ , T. Ishihara ¹ and S. Takagi ¹ , ¹ Toshiba Corp., Japan	14:30 B-1-2 (Invited) 32Mb Chain FeRAM -An Overview D. Takashima ¹ and T. Rohr ² , ¹ Toshiba Corp., and ² Infineon Technologies Japan K.K., Japan	14:30 C-1-2 Effect of the Film Composition of HfAlON Gate Dielectric on the Structural Transformation and the Electrical Properties through High-temperature Annealing M. Koyama ¹ , Y. Kamimuta ¹ , M. Koike ¹ , M. Suzuki ¹ and A. Nishiyama ¹ , ¹ Toshiba Corp., Japan	14:20 D-1-2 New insights into dynamic negative bias temperature instabilities of pMOSFETs S.S. Tan ¹ , T.P. Chen ¹ , C.H. Ang ² , W.Y. Teo ² and L. Chan ² , ¹ Nanyang Technological Univ. of Singapore and ² Chartered Semiconductor Manu. Ltd., Singapore	14:30 E-1-2 Formation of 1µm-period GaAs Kagome Lattice Structure by Selective Area Metalorganic Vapor Phase Epitaxy P. Mohan ¹ , J. Motohisa ¹ and T. Fukui ¹ , ¹ Hokkaido Univ., Japan	14:30 F-1-2 High fr 30nm In _{0.7} GaAs HEMT fabricated with SiO ₂ /SiN _x sidewall Process and BCB Planarization D.-H. Kim ¹ , S.-J. Yeon ¹ , S.-S. Song ¹ and K.-S. Seo ¹ , ¹ Seoul National Univ., Korea	14:30 G-1-2 Low-Power Real-Time Region-Growing Image-Segmentation in 0.35µm CMOS due to BAO-Scheme and Subdivided-Image Approach T. Morimoto ¹ , Y. Harada ¹ , T. Koide ¹ and H.J. Mattausch ¹ , ¹ Hiroshima Univ., Japan

Room A	Room B	Room C	Room D	Room E	Room F	Room G
14:50 A-1-3 New Self-aligned Metal-gate MOSFETs Using Aluminum Substitution Technology S. Nakamura ¹ , H. Shido ¹ , T. Kurahashi ¹ , S. Kishii ¹ , T. Nagata ¹ , B. Kumasaka ¹ , T. Usuki ¹ , S. Sato ² and Y. Mishima ¹ , ¹ <i>Fujitsu Labs Ltd., Japan</i>	15:00 B-1-3 A proposal of new ferroelectric gate field effect transistor memory based on ferroelectric-insulator interface conduction G. Hirooka ¹ , M. Noda ¹ and M. Okuyama ¹ , ¹ <i>Osaka Univ., Japan</i>	14:50 C-1-3 Projection of Mobility Degradation in HfAlO _x /SiO ₂ nMOSFET towards the Reduction of Interfacial Oxide Thickness N. Yasuda ¹ , H. Hisamatsu ¹ , H. Ota ² , K. Iwamoto ¹ , K. Tominaga ¹ , K. Yamamoto ¹ , W. Mizubayashi ² , N. Yamagishi ¹ , M. Ohno ¹ , S. Migita ² , Y. Morita ² , T. Horikawa ² , T. Nabatame ¹ and T. Toriumi ^{2,3} , ¹ <i>MIRAI-ASET</i> , ² <i>MIRAI-ASRC</i> and ³ <i>The Univ. of Tokyo, Japan</i>	14:40 D-1-3 Neighboring effect in nitrogen-enhanced negative bias temperature instability S.S. Tan ¹ , T.P. Chen ¹ , J.M. Soon ² , K.P. Loh ² , C.H. Ang ¹ , W.Y. Teo ¹ and L. Chan ¹ , ¹ <i>Nanyang Technological Univ. of Singapore</i> , ² <i>National Univ. of Singapore</i> and ³ <i>Chartered Semiconductor Manu. Ltd., Singapore</i>	14:45 E-1-3 Selective MBE Growth of GaAs Hexagonal Nano-wire Networks on (111)B Patterned Substrates S. Yoshida ¹ , I. Tamai ¹ , T. Sato ¹ and H. Hasegawa ¹ , ¹ <i>Hokkaido Univ., Japan</i>	14:45 F-1-3 Observation of Thermal Reliability of BCB Passivated InAlAs/InGaAs HEMTs M. Yoon ¹ , T. Kim ¹ , D. Kim ¹ and K. Yang ¹ , ¹ <i>KAIST, Korea</i>	14:50 G-1-3 Butterfly-Unit Based Programmable Computation Element Using Merged Module of Multiplication, Division and Square Root L. Karnan ¹ , N. Miyamoto ¹ , K. Maruo ¹ , K. Kotani ¹ and T. Ohmi ² , ¹ <i>Tohoku Univ.</i> and ² <i>NICHe, Tohoku Univ., Japan</i>
15:10 A-1-4 Screening Effect on Remote Coulomb Scattering due to impurities in Polysilicon Gate of MOSFET T. Ishihara ¹ , J. Koga ¹ , S. Takagi ¹ and K. Matsuzawa ¹ , ¹ <i>Toshiba Corporation, Japan</i>	15:20 B-1-4 Long-Term Stabilization of Sense Signals in a Non-Destructive Readout FeRAM by Intentional Modification of the Polarization Hysteresis Curve for Low Voltage Applications T. Yamada ¹ , Y. Kato ¹ , S. Koyama ¹ and Y. Shimada ¹ , ¹ <i>Matsushita Electric Industrial Co., Ltd., Japan</i>	15:10 C-1-4 Ultra-thin (EOT<1.0nm) Amorphous HfSiON Gate Insulator with High Hf Concentration for High-performance Logic Applications M. Koike ¹ , T. Ino ¹ , M. Koyama ¹ , Y. Kamata ¹ , Y. Kamimuta ¹ , M. Suzuki ¹ , A. Takashima ¹ , Y. Mitani ¹ , A. Nishiyama ¹ and Y. Tsunashima ¹ , ¹ <i>Toshiba Corporation, Japan</i>	15:00 D-1-4 Conductive Atomic Force Microscopy Analysis for Local Electric Characteristic in Stressed SiO ₂ Gate Films Y. Watanabe ¹ , A. Seko ² , H. Kondo ² , A. Sakai ² , S. Zaima ² and Y. Yasuda ² , ¹ <i>Toyota Central R&D Labs., Inc.</i> , ² <i>Nagoya Univ., Japan</i>	15:00 E-1-4 Migration-induced Ge Dot Formation S. Kaechi ¹ , D. Kitayama ¹ and Y. Suda ¹ , ¹ <i>Tokyo Univ. of Agriculture & Technology, Japan</i>	15:00 F-1-4 High f _{max} 0.1 μm Γ-gate InGaAs/InAlAs/GaAs Metamorphic HEMT B.H. Lee ¹ , B.O. Lim ¹ , M.R. Kim ¹ , S.D. Kim ¹ , J.K. Rhee ¹ and H.S. Yoon ² , ¹ <i>MINT</i> and ² <i>Electronics and Telecommunications Research Inst., Korea</i>	15:10 G-1-4 A Hierarchical 512-Kbit SRAM with 8 ports in 130nm CMOS S. Fukae ¹ , N. Omori ¹ , T. Koide ¹ , H. J. Mattausch ¹ and T. Hironaka ² , ¹ <i>RCNS, Hiroshima Univ.</i> and ² <i>Hiroshima City Univ., Japan</i>
15:30 A-1-5 Direct evaluation of an interfacial layer in high- <i>k</i> gate dielectrics by 1/f noise measurements T. Ishikawa ¹ , S. Tsujikawa ¹ , S. Saito ¹ , D. Hisamoto ¹ and S. Kimura ¹ , ¹ <i>Hitachi, Ltd., Japan</i>	15:40 B-1-5 A Low Dielectric Constant Sr ₂ (Ta _{1-x} Nb _x)O ₇ Thin Film Controlling the Crystal Orientaion on IrO ₂ Substrate for One Transistor Type Ferroelectric Memory Device I. Takahashi ¹ , H. Sakurai ¹ , A. Yamada ² , T. Goto ¹ , M. Hirayama ¹ , A. Teramoto ¹ , S. Sugawa ¹ and T. Ohmi ¹ , ¹ <i>NICHe, Tohoku Univ.</i> and ² <i>Tohoku Univ., Japan</i>	15:30 C-1-5 Hafnium Content Dependence of Bottom Interfacial Layer and Its Impact on Hf:Al _{1-x} O _y High- <i>k</i> nMOSCAPs and nMOSFETs Characteristics Y. Tamura ¹ , Y. Sugiyama ¹ , M. Yamaguchi ¹ , H. Minakata ¹ , Y. Tanida ¹ , T. Sakoda ¹ , M. Nakamura ¹ and Y. Nara ¹ , ¹ <i>Fujitsu Labs Ltd., Japan</i>	15:20 D-1-5 Measurement of extension structures in deep sub-micron MOSFETs by scanning capacitance microscopy based on frequency modulation control Y. Naitou ¹ and N. Ookubo ¹ , ¹ <i>Silicon Systems Research Labs, NEC Corporation, Japan</i>	15:15 E-1-5 Demonstration of MEMS-Controlled Electronic States in Single Quantum Dots T. Nakaoka ¹ , T. Kakitsuka ² , T. Saito ¹ and Y. Arakawa ^{2,3} , ¹ <i>RCAST, IIS, and CCR, Univ. of Tokyo</i> and ² <i>NTT Photonics Labs, NTT Corporation, Japan</i>	15:15 F-1-5 Reduction of Turn-on Voltage in GaInNAs and InGaAs Base Double Heterojunction Bipolar Transistors C.-H. Wu ¹ , Y.-K. Su ¹ , S.-C. Wei ¹ and S.-J. Chang ¹ , ¹ <i>National Cheng Kung Univ., Taiwan</i>	15:30 G-1-5 Combined Data/Instruction Cache with Bank-Based Multi-Port Architecture K. Johguchi ¹ , Z. Zhu ¹ , T. Hirakawa ² , T. Koide ¹ , T. Hironaka ² and H.J. Mattausch ¹ , ¹ <i>Hiroshima Univ. RCNS</i> and ² <i>Hiroshima City Univ., Japan</i>
			15:40 D-1-6 Valence-Mended Si(100) for Nanoelectronic Applications M. Tao ¹ , W. P. Kirk ¹ , D. Udeshi ¹ , S. Agarwal ¹ , E. Maldonado ¹ and N. Basit ¹ , ¹ <i>Univ. of Texas at Arlington, USA</i>	15:30 E-1-6 Displacement Sensing using Quantum Mechanical Interference H. Yamaguchi ¹ , S. Miyashita ² and Y. Hirayama ³ , ¹ <i>NTT Basic Research Labs</i> , ² <i>NTT Advanced Technology</i> and ³ <i>CREST-JST, Japan</i>	15:30 F-1-6 InP/InGaAs Tunneling Emitter Bipolar Transistor (TEBT) C.-Y. Chen ¹ , H.-M. Chuang ¹ , S.-I. Fu ¹ , P.-H. Lai ¹ , Y.-Y. Tsai ¹ , C.-I. Kao ¹ and W.-C. Liu ¹ , ¹ <i>National Cheng-Kung Univ., Taiwan</i>	
				15:45 E-1-7 ZnO Metal-Insulator-Semiconductor Field-Effect-Transistor J. Nishii ¹ , A. Ohtomo ¹ , T. Fukumura ¹ , K. Ohtani ² , F. Matsukura ² , Y. Ohno ² , H. Ohno ² and M. Kawasaki ¹ , ¹ <i>Tohoku Univ.</i> and ² <i>RIEC, Tohoku Univ., Japan</i>	15:45 F-1-7 High-Quality Two-Dimensional Electron Gas at Large Scale GaN/AlGaIn Wafer Interface Prepared by Mass Production MOCVD Systems S. Yamada ¹ , T. Ohnishi ¹ , T. Kakegawa ¹ , M. Akabiri ¹ , T. Suzuki ¹ , H. Sugiura ² , F. Nakamura ² , E. Yamaguchi ² and H. Kawai ² , ¹ <i>CNMT, JAIST</i> and ² <i>Powdec K.K., Japan</i>	
Break			Break			

Room A	Room B	Room C	Room D	Room E	Room F	Room G
A-2: Advanced Silicon Devices and Device Physics -Advanced CMOS Technology I-(16:15-18:15) Chairs: A. Hiroki (Kyoto Inst. of Technol.) S. Inaba (Toshiba)	B-2: Non-Volatile Memory Technologies -Non-Volatile Memory II-(16:15-17:35) Chairs: Y. Shimada (Matsushita Electric) T. Nakamura (Rohm)	C-2: Silicon Process / Materials Technologies -High-k Gate Dielectric II-(16:15-17:55) Chairs: M. Kubota (Matsushita Electric) J. Yugami (Renesas)	D-2: New Materials and Characterization -Low k and Silicide Characterization-(16:15-18:15) Chairs: K. Kikuta (NEC) S. Zaima (Nagoya Univ.)	E-2: Quantum Nanostructure Devices and Physics -Nanostructured Optical Devices-(16:15-18:00) Chairs: K. Hirakawa (Univ. of Tokyo) L. Samuelson (Lund Univ.)	F-2: Compound Semiconductor Materials and Devices -Nitride Electron Devices-(16:15-18:00) Chairs: T. Kikkawa (Fujitsu Labs.) N. Maeda (NTT)	G-2: Advanced Silicon Circuits and Systems -Collaboration of Circuits and Devices-(16:15-17:45) Chairs: M. Fujishima (Univ. of Tokyo) T. Kuroda (Keio Univ.)
16:15 A-2-1 Enhancement of V_{th} Degradation under NBT Stress due to Hole Capturing Y. Yamani ¹ , M. Nagamine ¹ , H. Satake ¹ and A. Toriumi ² , ¹ Toshiba Corporation and ² The Univ. of Tokyo, Japan	16:15 B-2-1 Novel Capacitor Structure Using Sidewall Spacer for Highly Reliable FRAM Device H.H. Kim ¹ , J.H. Park ¹ , Y.J. Song ¹ , N.W. Jang ¹ , H.J. Joo ¹ , S.K. Kang ¹ , S.H. Joo ¹ , S.Y. Lee ¹ and K. Kim ¹ , ¹ Samsung Electronics Co. Ltd., Korea	16:15 C-2-1 Flatband Voltage Shift Caused by Dopants Diffused from Poly-Si Gate Electrode in Poly-Si/HfSiO ₂ /SiO ₂ /Si A. Kaneko ¹ , S. Inumiya ¹ , K. Sekine ¹ , M. Sato ¹ , Y. Kamimuta ¹ , K. Eguchi ¹ and Y. Tsunashima ¹ , ¹ Toshiba Corporation, Japan	16:15 D-2-1 Nondestructive Characterization of Pore Size Distributions in Porous Low-k Films by in-situ Spectroscopic Ellipsometry in Vapor Cell C. Negoro ¹ , N. Hata ^{1,2} and T. Kikkawa ^{2,3} , ¹ ASRC, AIST, ² MIRAI-ASRC, AIST and ³ RCNS, Hiroshima Univ., Japan	16:15 E-2-1 (Invited) A Light Emitting Diode for Single Photons A.J. Shields ¹ , Z. Yuan ¹ , M.B. Ward ¹ , R.M. Stevenson ¹ , B.E. Kardynal ¹ , P. See ¹ , C. Lobo ² , P. Atkinson ² and D.A. Ritchie ² , ¹ Toshiba Research Europe Ltd., Cambridge Research Lab and ² Cavendish Lab., Univ. of Cambridge, UK	16:15 F-2-1 (Invited) MOVPE Growth of Wurtzite InN and its Characteristics T. Matsuoka ¹ , H. Okamoto ² , M. Nakao ³ , H. Harima ¹ , H. Takahata ⁴ , H. Mitate ⁴ , S. Mizuno ⁴ , Y. Uchiyama ⁴ , T. Makimoto ⁴ , ¹ NTT Photonics Research Labs, ² NTT Photonics Labs, ³ Kyoto Inst. of Technology, ⁴ NTT Advanced Technology and ⁵ Meiji Univ., Japan	16:15 G-2-1 (Invited) Performance of Deeply-Scaled, Power-Constrained Circuits B. Nikolic ¹ , L. Chang ¹ , T.-J. King ¹ , ¹ Univ. of California, USA
16:35 A-2-2 New Mechanism for Negative-Bias-Temperature Instability and Its Impact on Scaling of pMOSFETs D.-Y. Lee ¹ , H.-C. Lin ² , C.-C. Chen ¹ , C.-H. Chien ¹ , T.-Y. Huang ¹ , T. Wang ¹ , T.-L. Lee ¹ , S.-C. Chen ¹ and M.-S. Liang ¹ , ¹ National Chiao-Tung Univ., ² National Nano Device Labs and ³ Taiwan Semiconductor Manufacturing Company, Taiwan	16:35 B-2-2 High performance PZT capacitor using highly crystalline SRO bottom electrode for Mbit FeRAM devices H. Itokawa ¹ , K. Natori ¹ , S. Yamazaki ¹ , G. Beitel ² and K. Yamakawa ¹ , ¹ Toshiba Corp. and ² Infineon Technologies Japan, Japan	16:35 C-2-2 Controlled Nitrogen Incorporation into HfAlO ₂ by Layer-by-Layer Deposition and Annealing (LL-D&A) Process and Its Impact on Electrical Properties of MOSCAPs and nMOSFETs K. Tomimaga ¹ , K. Iwamoto ¹ , H. Hisamatsu ¹ , T. Yasuda ¹ , H. Ota ² , N. Yasuda ¹ , T. Nabatame ¹ and A. Toriumi ^{2,3} , ¹ MIRAI-ASET, ² MIRAI-ASRC, AIST and ³ The Univ. of Tokyo, Japan	16:35 D-2-2 Accurate measurement of mechanical properties of nanoporous silica ultra-low-k films Y. Seino ¹ , R. Ichikawa ² , H. Tanaka ¹ and T. Kikkawa ¹ , ¹ MIRAI Project, ASRC, AIST, ² ASRC, AIST, ³ MIRAI Project, ASET and ⁴ RCNS, Hiroshima Univ., Japan	16:45 E-2-2 Coherent control of exciton in a single quantum dot using a high-resolution Michelson interferometer T. Okada ^{1,2,3} , K. Komori ^{2,3} , K. Goshima ^{2,3} , S. Yamauchi ^{2,3} , T. Sugaya ^{2,3} , O. Yamazaki ¹ and T. Hattori ¹ , ¹ Tokai University Junior College, ² AIST, ³ CREST-JST, Japan and ⁴ Univ. of Tsukuba, Japan	16:45 F-2-2 Extrinsic Base Regrowth of p-InGaN for Npn-type GaN/InGaN Heterojunction Bipolar Transistor T. Makimoto ¹ , K. Kumakura ¹ and N. Kobayashi ¹ , ¹ NTT Basic Research Labs, NTT Corporation and ² The Univ. of Electro-Communications, Japan	16:45 G-2-2 ESD Circuit Simulation Technology Using Protection Device Model with Generated-Hole-Dependent Base Resistance Y. Tosaka ¹ , H. Anzai ¹ , K. Suzuki ¹ and H. Oka ¹ , ¹ Fujitsu Labs Ltd., Japan
16:55 A-2-3 Origin of Enhanced Thermal Noise for 100nm-MOSFETs S. Hosokawa ¹ , Y. Shiraga ¹ , H. Ueno ¹ , M. Miura-Mattausch ¹ , H. J. Mattausch ¹ , T. Ohguro ² , S. Kumashiro ² , M. Taguchi ² , H. Masuda ² and S. Miyamoto ² , ¹ Hiroshima Univ. and ² STARC, Japan	16:55 B-2-3 A novel chemical solution deposition method suitable for high-yield fabrication of 50 nm-thick SrBi ₂ Ta ₂ O ₇ capacitors Y. Kawashima ¹ and H. Ishiwara ¹ , ¹ Tokyo Inst. of Technology, Japan	16:55 C-2-3 Suppression of Silicidation in Poly-Si/ZrO ₂ /SiO ₂ /Si Structure by Helium Through Process K. Muraoka ¹ , ¹ Advanced LSI Technology Lab, Toshiba Corporation, Japan	16:55 D-2-3 Mechanical Property and Skeletal Silicate Structure of Periodic Porous Silica Films S. Takada ¹ , N. Hata ^{1,2} , Y. Seino ^{1,2} , K. Yamada ¹ , Y. Oku ¹ and T. Kikkawa ^{2,4} , ¹ ASRC, AIST, ² MIRAI-ASRC, AIST, ³ MIRAI-ASET and ⁴ RCNS, Hiroshima Univ., Japan	17:00 E-2-3 Voltage-controlled Emission Wavelength Switching in a Pseudomorphic Si _{1-x} Ge _x /Si Double Quantum Well N. Yasuhara ¹ and S. Fukatsu ^{1,2} , ¹ The Univ. of Tokyo and ² PRESTO-JST, Japan	17:00 F-2-3 Improvement of DC and RF characteristics of AlGaIn/GaN HEMTs by thermally annealed Ni/Pt/Au Schottky gate T. Nanjo ¹ , N. Miura ¹ , T. Oishi ¹ , M. Suita ¹ , Y. Abe ¹ , T. Ozeki ¹ , S. Nakatsuka ¹ , A. Inoue ¹ , T. Ishikawa ¹ and Y. Matsuda ¹ , H. Ishikawa ² and T. Egawa ² , ¹ Mitsubishi Electric Corporation and ² Nagoya Inst. of Technology, Japan	17:05 G-2-3 A New Protection Circuit of IGBT (Insulated Gate Bipolar Transistor) for Short-Circuit Withstanding Capability B.-C. Jeon ¹ , I.-H. Ji ¹ , M.-K. Han ¹ and Y.-I. Choi ² , ¹ Seoul National Univ. and ² Ajou Univ., Korea
17:15 A-2-4 Comparison of the Interconnect Capacitances for Various SRAM Cell Layouts To Achieve High Speed, Low Power SRAM Cells Y. Tsukamoto ¹ , K. Nii ¹ , Y. Yamagami ² , T. Yoshizawa ¹ , S. Imaoka ¹ , T. Suzuki ¹ , A. Shibayama ¹ and H. Makino ¹ , ¹ Renesas Technology Corporation, ² Matsushita Electric Industrial Corporation and ³ Renesas Device Design Corporation, Japan	17:15 B-2-4 Two-Mode Behavior in Time and Temperature Dependence of Imprint-Induced Charge Loss in Integrated SrBi ₂ (Ta,Nb) ₂ O ₇ Capacitors A. Noma ¹ , T. Mikawa ¹ , Y. Nagano ¹ , Y. Judai ¹ and E. Fujii ¹ , ¹ Matsushita Electric Industrial Co., Ltd., Japan	17:15 C-2-4 Reliability characteristics of an HfO ₂ /SiO ₂ stack gate dielectric annealed in a deuterium ambient H. Park ¹ , H. Yang ¹ , H. Sim ¹ and H. Hwang ¹ , ¹ Kwangju Inst. of Science and Technology, Korea	17:15 D-2-4 Determination of the Mechanical Properties of Thin Periodic Porous Silica Films by Laser-Generated Surface Acoustic Wave Technique X. Xiao ¹ , N. Hata ^{1,2} , K. Yamada ¹ , H. Tanaka ¹ and T. Kikkawa ² , ¹ ASRC, AIST, ² MIRAI-ASRC, AIST, ³ MIRAI-ASET and ⁴ RCNS, Hiroshima Univ., Japan	17:15 E-2-4 A Solid-State Multicolor Light-Emitting Device Based on Ballistic Electron Excitations Y. Nakajima ¹ , T. Uchida ¹ , A. Kojima ¹ , B. Gelloz ¹ and N. Koshida ¹ , ¹ Tokyo Univ. of Agri. & Tech., Japan	17:15 F-2-4 The improvement of DC performance in AlGaIn/GaN HFET with isoelectronic Al doped channel C.M. Jeon ¹ , J.-H. Lee ² , J.-H. Lee ² and J.-L. Lee ³ , ¹ POSTECH, and ² Kyungpook National Univ., Korea and ³ Inst. of Electronics, National Chiao-Tung Univ., Taiwan	

Room A	Room B	Room C
17:35 A-2-5 Eliminating Threshold Voltage Offset of PMOSFETs in High-Density DRAM N. Takaura ¹ , R. Takemura ¹ , H. Matsuoka ¹ , R. Nagai ² , S. Yamada ³ , H. Asakura ¹ and S. Kimura ¹ , ¹ Hitachi, Ltd. and ² Elpida Memory Inc., Japan		17:35 C-2-5 Enhancement of dielectric constant due to expansion of lattice spacing in CeO ₂ directly grown on Si (111) D. Matsushita ¹ , Y. Nishikawa ¹ , N. Satou ² , M. Yoshiki ³ , T. Shimizu ¹ , T. Yamaguchi ¹ , H. Satake ¹ and N. Fukushima ¹ , ¹ Toshiba Corporation and ² Toshiba Nanoanalysis Corporation, Japan
17:55 A-2-6 Gate Engineering to prevent NMOS Dopant Channeling for Nano-Scale CMOSFET Technology S.-H. Park ¹ and H.-D. Lee ² , ¹ Hynix Semiconductor Inc. and ² Chugai National Univ., Korea		
18:30-20:30 Banquet (Eminence Hall)		

Room D	Room E	Room F	Room G
17:35 D-2-5 HRTEM and EELS Analyses of Interfacial Nanostructures in Ti/Si _{1-x} Ge _x /Si(100) J. Yamasaki ¹ , N. Tanaka ¹ , O. Nakatsuka ¹ , A. Sakai ² , S. Zaima ³ and Y. Yasuda ² , ¹ CIRSE, Nagoya Univ., ² Nagoya Univ. and ³ CCRAST, Nagoya Univ., Japan	17:30 E-2-5 High Brightness Si-based Quantum Dot Light Emitting Diode M. Jo ¹ , N. Yasuhara ¹ , K. Kawamoto ¹ and S. Fukatsu ^{1,2} , ¹ The Univ. of Tokyo and ² PRESTO, JST, Japan	17:30 F-2-5 Drain Current DLTS of AlGaIn/GaN MIS-HEMTs T. Okino ¹ , M. Ochiai ¹ , Y. Ohno ¹ , S. Kisimoto ¹ , K. Maezawa ¹ and T. Mizutani ¹ , ¹ Nagoya Univ., Japan	
17:55 D-2-6 Impact of NiSi Thermal Instability on Junction Shallowing Characterized with Damage-free n+/p Silicon Diodes M. Tsuchiaki ¹ , K. Ohuchi ¹ and C. Hongo ¹ , ¹ Toshiba Corporation, Japan	17:45 E-2-6 Generation of Radiation Pressure in Thermally Induced Ultrasonic Emitter Based on Nanocrystalline Silicon J. Hirota ¹ , H. Shinoda ² and N. Koshida ¹ , ¹ Tokyo Univ. of A & T and ² Univ. of Tokyo, Japan	17:45 F-2-6 Low damage, high selectivity Ar/Cl ₂ /CH ₄ /O ₂ gate recess etching for AlGaIn/GaN HEMT fabrication W.-K. Wang ¹ , Y.-J. Li ¹ , C.-K. Lin ¹ , Y.-J. Chan ¹ , G.-T. Chen ¹ and J.-I. Chyi ¹ , ¹ National Central Univ., Taiwan	
18:30-20:30 Banquet (Eminence Hall)			