

Tuesday, September 16

EMINENCE HALL

PL: Opening Session (9:30 - 12:30)

Chairpersons: S. Kawamura, AIST and M. Koyanagi, Tohoku Univ.

9:30 PL-0

Welcome Address and Award Presentation

M. Nakamura, Hitachi

9:45 PL-1 (Plenary)

Research and Development Strategy for Creation of Corporate Value

T. Ikoma, Hitotsubashi Univ., Japan

10:30 PL-2 (Plenary)

Role and Strategy of IMEC as a European Player in a Globalized Research Era

G.J. Declerck, IMEC, Belgium

11:15 PL-3 (Plenary)

Progress and Perspective of Nanostructure Devices for Ubiquitous Information Network

Y. Arakawa, Univ. of Tokyo, Japan

12:30-14:00 Lunch

Room A	Room B	Room C	Room D	Room E	Room F	Room G
A-1: Advanced Silicon Devices and Device Physics -Gate Stack Technologies- (14:00-15:50) Chairs: T. Mogami (NEC) K. Shibahara (Hiroshima Univ.)	B-1: Non-Volatile Memory Technologies -Non-Volatile Memory I- (14:00-16:00) Chairs: T. Nakamura (Rohm) Y. Shimada (Matsushita Electric)	C-1: Silicon Process / Materials Technologies -High-k Gate Dielectric I- (14:00-15:50) Chais: Y. Tsunashima (Toshiba) H. Kitajima (Selete)	D-1: New Materials and Characterization -Oxide Reliability and Surface Characterization- (14:00-16:00) Chairs: H. Satake (Toshiba) T. Maruzumi (Hitachi)	E-1: Quantum Nanostructure Devices and Physics -Fabrication and Micromechanics- (14:00-16:00) Chairs: Y. Hirayama (NTT) J. Motohisa (Hokkaido Univ.)	F-1: Compound Semiconductor Materials and Devices -III-V and Nitride Electron Devices-(14:00-16:00) Chairs: T. Mizutani (Nagoya Univ.) M. Kuzuhara (FED)	G-1: Advanced Silicon Circuits and Systems -Advanced CMOS Circuits and Systems-(14:00-15:50) Chairs: T. Kuroda (Keio Univ.) M. Fujishima (Univ. of Tokyo)
14:00 A-1-1 (Invited) Dual workfunction metal-gate FinFET devices fabricated using total gate silicidation J. Kedzierski ¹ , E. Nowak ² , M. Leong ¹ , T. Kanarski ¹ , and D. Boyd ² , ¹ SRDC, IBM, ² Microelectronics Division, USA	14:00 B-1-1 (Invited) Current FeRAM Technology Developments and Scaling towards 3-D Capacitor Cells D.J. Wouters ¹ , ¹ IMEC, Belgium	14:00 C-1-1 (Invited) Mobility in high-k dielectric based field effect transistors L-A Ragnarsson ¹ , W. Tsai ² , A. Kerber ³ , P.J. Chen ⁴ , E. Cartier ⁵ , L. Pantisano ⁶ , S. De Gendt ⁶ , and M. Heyns ⁶ , ¹ IMEC, Belgium, ² Intel Corp., ³ Infineon, ⁴ Texas Instruments, USA, and ⁵ IBM	14:00 D-1-1 The Effect of Boron and Fluorine Incorporation in SiON Gate Insulator on NBTI T. Sasaki ¹ , F. Ootsuka ¹ , H. Ozaki ¹ , M. Tomikawa ¹ , M. Yasubira ¹ and T. Arikado ¹ , ¹ SELETE, Japan	14:00 E-1-1 (Invited) Electronic and photonic devices via one-dimensional stacking of quantum structures L. Samuelson ¹ , ¹ Lund Univ., ² Solid State Physics/the Nanometer Consortium	14:00 F-1-1 (Invited) Ultrahigh Performance InP HEMTs A. Endoh ¹ , Y. Yamashita ¹ , K. Shinohara ² , K. Hikosaka ¹ , T. Matsui ² , S. Hiyamizu ¹ , and T. Mimura ¹ , ¹ Fujitsu Labs Ltd., ² Osaka Univ., Japan	14:00 G-1-1 (Invited) Silicon Integration of UWB: Choices and Challenges S.G. Narendra ¹ Circuit Research - Intel Labs, USA
14:30 A-1-2 Influences of Gate-Poly Impurity Concentration on Inversion-Layer Mobility in MOSFETs with Ultrathin Gate Oxide Film J. Koga ¹ , T. Ishihara ¹ and S. Takagi ¹ , ¹ Toshiba Corp., Japan	14:30 B-1-2 (Invited) 32Mb Chain FERAM -An Overview D. Takashima ¹ and T. Rohr ² , ¹ Toshiba Corp., and ² Infineon Technologies Japan K.K., Japan	14:30 C-1-2 Effect of the Film Composition of HfAlON Gate Dielectric on the Structural Transformation and the Electrical Properties through High-temperature Annealing M. Koyama ¹ , Y. Kamimuta ¹ , M. Koike ¹ , M. Suzuki ¹ and A. Nishiyama ¹ , ¹ Toshiba Corp., Japan	14:20 D-1-2 New insights into dynamic negative bias temperature instabilities of pMOSFETs S.S. Tan ¹ , T.P. Chen ¹ , C.H. Ang ² , W.Y. Teo ² and L. Chan ² , ¹ Nanyang Technological Univ. of Singapore and ² Chartered Semiconductor Manu. Ltd., Singapore	14:30 E-1-2 Formation of 1μm-period GaAs Kagome Lattice Structure by Selective Area Metalorganic Vapor Phase Epitaxy P. Mohan ¹ , J. Motohisa ¹ and T. Fukui ¹ , ¹ Hokkaido Univ., Japan	14:30 F-1-2 High fr 30nm In _{0.5} GaAs HEMT fabricated with SiO _x /SiN _x sidewall Process and BCB Planarization D.-H. Kim ¹ , S.-J. Yeon ¹ , S.-S. Song ¹ and K.-S. Seo ¹ , ¹ Seoul National Univ., Korea	14:30 G-1-2 Low-Power Real-Time Region-Growing Image-Segmentation in 0.35μm CMOS due to BAO-Scheme and Subdivided-Image Approach T. Morimoto ¹ , Y. Harada ¹ , T. Koide ¹ and H.J. Mattausch ¹ , ¹ Hiroshima Univ., Japan

Room A	Room B	Room C	Room D	Room E	Room F	Room G
14:50 A-1-3 New Self-aligned Metal-gate MOSFETs Using Aluminum Substitution Technology S. Nakamura ¹ , H. Shido ¹ , T. Kurahashi ¹ , S. Kishi ¹ , T. Nagata ¹ , B. Kumasaki ¹ , T. Usuki ¹ , S. Sato ¹ and Y. Mishima ¹ , <i>Fujitsu Labs Ltd., Japan</i>	15:00 B-1-3 A proposal of new ferroelectric gate field effect transistor memory based on ferroelectric-insulator interface conduction G. Hirooka ¹ , M. Noda ¹ and M. Okuyama ¹ , <i>Osaka Univ., Japan</i>	14:50 C-1-3 Projection of Mobility Degradation in HfAlO _x SiO _y nMOSFET towards the Reduction of Interfacial Oxide Thickness N. Yasuda ¹ , H. Hisamatsu ¹ , H. Ota ¹ , K. Iwamoto ¹ , K. Tominaga ¹ , K. Yamamoto ¹ , W. Mizubayashi ¹ , N. Yamagishi ¹ , M. Ohno ¹ , S. Migita ² , Y. Morita ² , T. Horikawa ² , T. Nabatame ¹ and T. Toriumi ^{2,3} , <i>MIRAI-ASET, MIRAI-ASRC and The Univ. of Tokyo, Japan</i>	14:40 D-1-3 Neighboring effect in nitrogen-enhanced negative bias temperature instability S.S. Tan ¹ , T.P. Chen ¹ , J.M. Soon ² , K.P. Loh ¹ , C.H. Ang ¹ , W.Y. Teo ³ and L. Chan ⁴ , <i>Nanyang Technological Univ. of Singapore, National Univ. of Singapore and Chartered Semiconductor Manu. Ltd., Singapore</i>	14:45 E-1-3 Selective MBE Growth of GaAs Hexagonal Nano-wire Networks on (111)B Patterned Substrates S. Yoshida ¹ , I. Tamai ¹ , T. Sato ¹ and K. Yang ¹ , <i>KAIST, Korea</i>	14:45 F-1-3 Observation of Thermal Reliability of BCB Passivated InAlAs/InGaAs HEMTs M. Yoon ¹ , T. Kim ¹ , D. Kim ¹ and K. Yang ¹ , <i>Hokkaido Univ., Japan</i>	14:50 G-1-3 Butterfly-Unit Based Programmable Computation Element Using Merged Module of Multiplication, Division and Square Root L. Karnan ¹ , N. Miyamoto ¹ , K. Maruo ¹ , K. Kotani ¹ and T. Ohmi ¹ , <i>Tohoku Univ. and NIChe, Tohoku Univ., Japan</i>
15:10 A-1-4 Screening Effect on Remote Coulomb Scattering due to impurities in Polysilicon Gate of MOSFET T. Ishihara ¹ , J. Koga ¹ , S. Takagi ¹ and K. Matsuzawa ¹ , <i>Toshiba Corporation, Japan</i>	15:20 B-1-4 Long-Term Stabilization of Sense Signals in a Non-Destructive Readout FeRAM by Intentional Modification of the Polarization Hysteresis Curve for Low Voltage Applications T. Yamada ¹ , Y. Kato ¹ , S. Koyama ¹ and Y. Shimada ¹ , <i>Matsushita Electric Industrial Co., Ltd., Japan</i>	15:10 C-1-4 Ultra-thin (EOT<1.0nm) Amorphous HfSiON Gate Insulator with High Hf Concentration for High-performance Logic Applications M. Koike ¹ , T. Ino ¹ , M. Koyama ¹ , Y. Kamata ¹ , Y. Kamimura ¹ , M. Suzuki ¹ , A. Takashima ¹ , Y. Mitani ¹ , A. Nishiyama ¹ and Y. Tsunashima ¹ , <i>Toshiba Corporation, Japan</i>	15:00 D-1-4 Conductive Atomic Force Microscopy Analysis for Local Electric Characteristic in Stressed SiO _x Gate Films Y. Watanabe ¹ , A. Seko ² , H. Kondo ¹ , A. Sakai ² , S. Zaima ² and Y. Yasuda ² , <i>Toyota Central R&D Labs., Inc., Nagoya Univ., Japan</i>	15:00 E-1-4 Migration-induced Ge Dot Formation S. Kaechi ¹ , D. Kitayama ¹ and Y. Suda ¹ , <i>Tokyo Univ. of Agriculture & Technology, Japan</i>	15:00 F-1-4 High f_{max} 0.1 μ m Γ -gate InGaAs/InAlAs/GaAs Metamorphic HEMT B.H. Lee ¹ , B.O. Lim ¹ , M.R. Kim ¹ , S.D. Kim ¹ , J.K. Rhee ¹ and H.S. Yoon ¹ , <i>MINT and Electronics and Telecommunications Research Inst., Korea</i>	15:10 G-1-4 A Hierarchical 512-Kbit SRAM with 8 ports in 130nm CMOS S. Fukae ¹ , N. Omori ¹ , T. Koide ¹ , H. J. Mattausch ¹ and T. Hironaka ² , <i>RCNS, Hiroshima Univ. and Hiroshima City Univ., Japan</i>
15:30 A-1-5 Direct evaluation of an interfacial layer in high-k gate dielectrics by 1/f noise measurements T. Ishikawa ¹ , S. Tsujikawa ¹ , S. Saito ¹ , D. Hisamoto ¹ and S. Kimura ¹ , <i>Hitachi, Ltd., Japan</i>	15:40 B-1-5 A Low Dielectric Constant Sr _{(Ta_{1-x}Nb_x)O} Thin Film Controlling the Crystal Orientaion on IrO _x Substrate for One Transistor Type Ferroelectric Memory Device I. Takahashi ¹ , H. Sakurai ¹ , A. Yamada ¹ , T. Goto ¹ , M. Hirayama ¹ , A. Teramoto ¹ , S. Sugawa ¹ and T. Ohmi ¹ , <i>NICHe, Tohoku Univ. and Tohoku Univ., Japan</i>	15:30 C-1-5 Hafnium Content Dependence of Bottom Interfacial Layer and Its Impact on HfAl _{1-x} O _x High-k nMOSCAPs and nMOSFETs Characteristics Y. Tamura ¹ , Y. Sugiyama ¹ , M. Yamaguchi ¹ , H. Minakata ¹ , Y. Tanida ¹ , T. Sakoda ¹ , M. Nakamura ¹ and Y. Nara ¹ , <i>Fujitsu Labs Ltd., Japan</i>	15:20 D-1-5 Measurement of extension structures in deep sub-micron MOSFETs by scanning capacitance microscopy based on frequency modulation control Y. Naitou ¹ and N. Ookubo ¹ , <i>Silicon Systems Research Labs, NEC Corporation, Japan</i>	15:15 E-1-5 Demonstration of MEMS-Controlled Electronic States in Single Quantum Dots T. Nakaoaka ¹ , T. Kakitsuka ² , T. Saito ¹ and Y. Arakawa ^{1,2} , <i>RCAST, IIS, and CCR, Univ. of Tokyo and NTT Photonics Labs, NTT Corporation, Japan</i>	15:15 F-1-5 Reduction of Turn-on Voltage in GaInNAs and InGaAs Base Double Heterojunction Bipolar Transistors C.-H. Wu ¹ , Y.-K. Su ¹ , S.-C. Wei ¹ and S.-J. Chang ¹ , <i>National Cheng Kung Univ., Taiwan</i>	15:30 G-1-5 Combined Data/Instruction Cache with Bank-Based Multi-Port Architecture K. Johguchi ¹ , Z. Zhu ¹ , T. Hirakawa ² , T. Koide ¹ , T. Hironaka ² and H.J. Mattausch ¹ , <i>Hiroshima Univ. RCNS and Hiroshima City Univ., Japan</i>
			15:40 D-1-6 Valence-Mended Si(100) for Nanoelectronic Applications M. Tao ¹ , W. P. Kirk ¹ , D. Udeshi ¹ , S. Agarwal ¹ , E. Maldonado ¹ and N. Basit ¹ , <i>Univ. of Texas at Arlington, USA</i>	15:30 E-1-6 Displacement Sensing using Quantum Mechanical Interference H. Yamaguchi ¹ , S. Miyashita ² and Y. Hirayama ^{1,3} , <i>NTT Basic Research Labs, NTT Advanced Technology and CREST-JST, Japan</i>	15:40 F-1-6 InP/InGaAs Tunneling Emitter Bipolar Transistor (TEBT) C.-Y. Chen ¹ , H.-M. Chuang ¹ , S.-I. Fu ¹ , P.-H. Lai ¹ , Y.-Y. Tsai ¹ , C.-I. Kao ¹ and W.-C. Liu ¹ , <i>National Cheng-Kung Univ., Taiwan</i>	15:45 F-1-7 High-Quality Two-Dimensional Electron Gas at Large Scale GaN/AlGaN Wafer Interface Prepared by Mass Production MOCVD Systems S. Yamada ¹ , T. Ohnishi ¹ , T. Kakegawa ¹ , M. Akabiri ¹ , T. Suzuki ¹ , H. Sugiura ² , F. Nakamura ² , E. Yamaguchi ² and H. Kawai ² , <i>CNMT, JAIST and Powdec K.K., Japan</i>
Break						

Room A	Room B	Room C	Room D	Room E	Room F	Room G
17:35 A-2-5 Eliminating Threshold Voltage Offset of PMOSFETs in High-Density DRAM N. Takaura ¹ , R. Takemura ¹ , H. Matsuoka ¹ , R. Nagai ² , S. Yamada ² , H. Asakura ¹ and S. Kimura ¹ , ¹ Hitachi, Ltd. and ² Elpida Memory Inc., Japan		17:35 C-2-5 Enhancement of dielectric constant due to expansion of lattice spacing in CeO ₂ directly grown on Si (111) D. Matsushita ¹ , Y. Nishikawa ¹ , N. Satou ² , M. Yoshiki ² , T. Shimizu ¹ , T. Yamaguchi ¹ , H. Satake ¹ and N. Fukushima ¹ , ¹ Toshiba Corporation and ² Toshiba Nanoanalysis Corporation, Japan	17:35 D-2-5 HRTEM and EELS Analyses of Interfacial Nanostructures in Ti/Si _{1-x} Ge _x /Si(100) J. Yamasaki ¹ , N. Tanaka ¹ , O. Nakatsuka ¹ , A. Sakai ¹ , S. Zaima ³ and Y. Yasuda ⁴ , ¹ CIRSE, Nagoya Univ., ² Nagoya Univ. and ³ Toshiba Corporation and ⁴ CCRAST, Nagoya Univ., Japan	17:30 E-2-5 High Brightness Si-based Quantum Dot Light Emitting Diode M. Jo ¹ , N. Yasuhara ¹ , K. Kawamoto ¹ and S. Fukatsu ^{1,2} , ¹ The Univ. of Tokyo and ² PRESTO, JST, Japan	17:30 F-2-5 Drain Current DLTS of AlGaN/GaN MIS-HEMTs T. Okino ¹ , M. Ochiai ¹ , Y. Ohno ¹ , S. Kisimoto ² , K. Maezawa ² and T. Mizutani ¹ , ¹ Nagoya Univ., Japan	
17:55 A-2-6 Gate Engineering to prevent NMOS Dopant Channeling for Nano-Scale CMOSFET Technology S.-H. Park ¹ and H.-D. Lee ² , ¹ Hynix Semiconductor Inc. and ² Chugiaek National Univ., Korea			17:55 D-2-6 Impact of NiSi Thermal Instability on Junction Shallowing Characterized with Damage-free n+/p Silicon Diodes M. Tsuchiaki ¹ , K. Ohuchi ¹ and C. Hongo ¹ , ¹ Toshiba Corporation, Japan	17:45 E-2-6 Generation of Radiation Pressure in Thermally Induced Ultrasonic Emitter Based on Nanocrystalline Silicon J. Hirota ¹ , H. Shinoda ² and N. Koshida ¹ , ¹ Tokyo Univ. of A & T and ² Univ. of Tokyo, Japan	17:45 F-2-6 Low damage, high selectivity Ar/Cl/CH ₄ /O ₂ gate recess etching for AlGaN/GaN HEMT fabrication W.-K. Wang ¹ , Y.-J. Li ¹ , C.-K. Lin ¹ , Y.-J. Chan ¹ , G.-T. Chen ¹ and J.-I. Chyi ¹ , ¹ National Central Univ., Taiwan	
18:30-20:30 Banquet (Eminence Hall)						18:30-20:30 Banquet (Eminence Hall)