

Session information

Oral Presentation

01: Advanced CMOS: Material Fundamentals / Process Science / Device Physics

[A-7] Advanced CMOS: Device Technology

Thu. Sep 9, 2021 9:00 AM - 10:12 AM Room A: Area1

Session Chair: Anabela Veloso(IMEC), Kenichi Goto(TSMC)

9:00 AM - 9:30 AM

[A-7-01 (Invited)] Enablement of Next Generation Nanosheet Technology

○Nicolas Loubet¹, Curtis Durfee¹, Julien Frougier¹, Shogo Mochizuki¹, Maruf Bhuiyan¹, Ruqiang Bao¹, Andrew Greene¹, Eric Miller¹, Indira Seshadri¹ (1.IBM Research)

9:30 AM - 9:37 AM

[A-7-02] High Density & High Drive Current Elongated SGT Transistor for Logic Circuit Having Process Compatibility with 1.5nm node SGT SRAM

○Kenichi Kanazawa¹, Yisuo Li³, Tetsuo Izawa¹, Koji Sakui¹, Georg Strof², Oskar Baumgartner², Gerhard Rzepa², Markus Karner², Zlatan Stanojevic², Nozomu Harada¹ (1.Semicon Consulting Ltd., 2.Global TCAD Solutions Ltd., 3.Unisantis Electronics Singapore Pre Ltd.)

9:37 AM - 9:44 AM

[A-7-03] The Impact of Self-Heating Effect on Noise Margin and Propagation Delay of Complementary FET Inverter

○Songhan Zhao¹, Wangyong Chen¹, Linlin Cai¹, Gang Du¹ (1.Institute of Microelectronics Peking University)

9:44 AM - 9:51 AM

[A-7-04] Width Dependence of Drain Current Variability Components in Extremely Narrow GAA Silicon Nanowire MOSFETs down to 2nm Width

○Zihao Liu¹, Tomoko Mizutani¹, Takuya Saraya¹, Masaharu Kobayashi¹, Toshiro Hiramoto¹ (1.Inst. of Indus. Sci., The Univ. of Tokyo)

9:51 AM - 9:58 AM

[A-7-05] Improvement of performance of Si_{0.8}Ge_{0.2}/SOI p-FinFETs by ultrathin Y₂O₃ gate stacks with TMA treatment

○Tsung-En Lee¹, Shao-Tse Huang², Chiung-Yi Yang², Kasidit Toprasertpong¹, Mitsuru Takenaka¹, Yao-Jen Lee², Shinichi Takagi¹

(1.Univ. of Tokyo, 2.Taiwan Semiconductor Res. Inst.)

9:58 AM - 10:05 AM

[A-7-06] Attainment of Low D_{it} and Reliable High-Ge-Content Si_{1-x}Ge_x Gate Stacks via Low-Temperature Grown Ultra-Thin Epitaxial Si

○HsienWen Wan¹, Yi-Ting Cheng¹, Chao-Kai Cheng¹, Yu-Jie Hong¹, Tien-Yu Chu¹, Chien-Ting Wu², Jueinai Kwo³, Minghwei Hong¹

(1.National Taiwan Univ., 2.Taiwan Semiconductor Res. Inst., 3.National Tsing Hua Univ.)

10:05 AM - 10:12 AM

[A-7-07] Low-Temperature Fabrication of Ge MOS Capacitor with Wet Oxidized Yttrium Interlayer

○Keisuke Yamamoto¹, Kento Iseri¹, Dong Wang¹, Hiroshi Nakashima¹ (1.Kyushu Univ.)

Session information

Oral Presentation

Joint Session (Area1&10)

[A-8] IGZO for Integrated Devices

Thu. Sep 9, 2021 10:45 AM - 11:13 AM Room A: Area1

Session Chair: Hidetoshi Oishi (Sony Semiconductor Solutions Corp.), Mamoru Furuta (Kochi Univ. of Tech.)

10:45 AM - 10:52 AM

[A-8-01] Computing-in-Memory Demonstration of Multiple-State (>8) Analog Memory Cell with Ultra-Low (<1 nA/cell) Current Enabled by Monolithic CAAC-IGZO FET + Si CMOS FET Stack for Highly-Efficient AI Applications

○ Satoru Ohshita¹, Hidefumi Rikimaru¹, Kazuki Tsuda¹, Hiromichi Godo¹, Yoshiyuki Kurokawa¹, Yoshinori Ando¹, Hiromi Sawai¹, Yasumasa Yamane¹, Shunpei Yamazaki¹, Toru Nakura², Hiroshi Yoshida³, Kuo-Chang Huang³, Miller Liao⁴, Shou-Zen Chang³
(1.Semiconductor Energy Laboratory Co., Ltd., 2.Fukuoka Univ., 3.Powerchip Semiconductor Manufacturing Corp., 4.National Taiwan Univ.)

10:52 AM - 10:59 AM

[A-8-02] High-Performance Amorphous InGaZnO FET as a Key Enabler for Low Thermal Budget (350°C) BEOL Monolithic 3-D Integration

○ CHUNKUEI CHEN¹, Umesh Chand¹, Xinghua Wang¹, Zihang Fang¹, Sonu Hooda¹, Shih-Hao Tsai¹, Aaron Voon Yew Thean¹ (1.National Univ. of Singapore)

10:59 AM - 11:06 AM

[A-8-03] Statistical Analysis on Threshold Voltage Variability of CAAC-IGZO FETs Using Large-Scale Array TEG

Yuki - Ito¹, ○Toshiki - Hamada¹, Yoshinori - Ando¹, Masahiro - Takahashi¹, Tsutomu - Murakawa¹, Hitoshi - Kunitake¹, Masaharu - Kobayashi², Kuo Chang Huang³, Hiroshi - Yoshida³, Miller - Liao⁴, Shou Zen Chang³, Shunpei - Yamazaki¹
(1.Semiconductor Energy Laboratory Co., Ltd., 2.d.lab, School of Engineering, the University of Tokyo, 3.Powerchip Semiconductor Manufacturing Corporation, 4.National Taiwan University)

11:06 AM - 11:13 AM

[A-8-04] Simulation Study on Memory Characteristics of IGZO-Channel FeFET from 2D Planer to 3D Vertical Structure for Channel Structure Engineering

Fei Mo¹, Xiaoran Mei¹, Takuya Saraya¹, Toshiro Hiramoto¹, Masaharu Kobayashi¹ (1.Univ. of Tokyo)

Session information

Oral Presentation

04: Power / High-speed Devices and Materials

[D-7] GaN Power Devices and Process Technologies

Thu. Sep 9, 2021 9:00 AM - 10:19 AM Room D: Area 4

Session Chair: Toru Sugiyama (Toshiba Electronic Device & Storage Corp.), Manabu Yanagihara (ROHM Co., Ltd.)

9:00 AM - 9:30 AM

[D-7-01 (Invited)] GaN-on-Si Power Device Platform: Epitaxy, Device, Reliability and Application

○ Roy King-Yuen Wong¹ (1. Innoscience Tech.)

9:30 AM - 9:37 AM

[D-7-02] A Novel ± 1.2 kV Bidirectional Blocking Si-GaN Monolithic Integrated Cascode FET

○ Guofang Yang¹, Jiaqi Zhang¹, Dazheng Chen¹, Jincheng Zhang¹, Chunfu Zhang¹, Yue Hao¹ (1. Xidian University, School of Microelectronics)

9:37 AM - 9:44 AM

[D-7-03] Two-step mesa p-GaN gated anode diode for low-power rectification applications

○ Yuwei Zhang¹, Naotaka Iwata¹ (1. Toyota Tech. Inst.)

9:44 AM - 9:51 AM

[D-7-04] Fixed Charge Generation in SiO₂/GaN MOS Structures by Forming Gas Annealing and its Suppression by Controlling Ga-oxide Interlayer Growth

○ Hidetoshi Mizobata¹, Mikito Nozaki¹, Takuma Kobayashi¹, Takuji Hosoi¹, Takayoshi Shimura¹, Heiji Watanabe¹ (1. Osaka Univ.)

9:51 AM - 9:58 AM

[D-7-05] Comparative study of breakdown and interface properties of gate insulator on N-polar and Ga-polar GaN MIS capacitor

○Takahiro Gotow¹, Tatsushi Suka¹, Yasuyuki Miyamoto¹ (1.Tokyo Institute of Technology)

9:58 AM - 10:05 AM

[D-7-06] SiO₂/n-GaN MOS structures with low interface state density formed by plasma-enhanced atomic layer deposition method

○Keito Aoshima¹, Noriyuki Taoka¹, Masahiro Horita^{1,2}, Jun Suda^{1,2}
(1.Nagoya Univ., 2.IMaSS, Nagoya Univ.)

10:05 AM - 10:12 AM

[D-7-07] Corner Shape Control of GaN Trench Structure Formed by Inductively Coupled Plasma Reactive Ion Etching

○Shinji Yamada¹, Takashi Ishida¹, Toshiyuki Nakamura², Ryuichiro Kamimura², Jun Suda¹, Tetsu Kachi¹ (1.Nagoya Univ., 2.UHVAC, Inc.)

10:12 AM - 10:19 AM

[D-7-08] High-breakdown-voltage Al_{0.36}Ga_{0.64}N-channel HFETs with a dual AlN/AlGaInN barrier layer and selective-area regrowth ohmic contacts

○Akiyoshi Inoue¹, Sakura Tanaka¹, Takashi Egawa¹, Makoto Miyoshi¹ (1.Nagoya Inst. Tech.)