

Opening & Plenary Session (Main Hall)

Opening Session

Chair : T. Oomori, Mitsubishi Electric Corp.

9:30 Welcome Address

K. Kyuma, Mitsubishi Electric Corp.

9:40 Welcome Address

M. Konagai, The Japan Society of Applied Physics

Non-Technical Plenary Session

9:45 PL-1-1

“Future Prospects of Semiconductor Industry” T. Nomakuchi, AIST

SSDM Award/Paper Award Presentation

Chair : S. Miyazaki, Nagoya Univ.

K. Kyuma, Mitsubishi Electric Corp.

Technical Plenary Session

Chair : S. Miyazaki, Nagoya Univ.

10:45 PL-2-1

“It is a small world” A. Steegen, IMEC, Belgium

11:30 PL-2-2

“One-step Further of Wide Band-gap Semiconductor SiC” H. Matsunami, Kyoto Univ.

12:20-13:30 Lunch

2F B-1	2F B-2	1F C-1	1F C-2	1F D	1F E
A-1: Silicon Photonics (I): Active Devices (Area 7) (13:30-15:15) Chairs: J. Liu (Thayer School of Engineering Dartmouth College) H. Isshiki (Univ. of Electro-Communications) 13:30 A-1-1 (Invited) Silicon/Ge/Silica monolithic photonic integration for telecommunications applications K. Yamada, T. Tsuchizawa, H. Nishi, R. Kou, T. Hiraki, H. Fukuda, Y. Ishikawa and K. Wada, NTT (Japan)	B-1: Volatile Memory (Area 4) (13:30-14:40) Chairs: K. Hamada (Elpida Memory) M. Moniwa (Renesas Electronics) 13:30 B-1-1 (Invited) Overview and Future Challenge of High Density DRAM for 20nm and beyond Y. Hwang, J. Park, G. Y. Jin and C. Chung, Samsung Electronics Co., Ltd. (Korea)	C-1: Carbon Interconnect (Area 2&13) (13:30-15:10) Chairs: S. Sato (AIST) M. Sato (AIST) 13:30 C-1-1 Highly Dense Carbon Nanotube Forests for Interconnect Applications J. Robertson, G. Zhong, C. Zhang and S. Esconjauregui, Univ. of Cambridge (UK)	D-1: High-k MOS (Area 1) (13:30-15:20) Chairs: T. Nabatame (NIMS) K. Kita (Univ. of Tokyo) 13:30 D-1-1 (Invited) Ultimate Scaling of High-k Gate Dielectrics: Current Status and Challenges T. Ando ¹ , M. M. Martin ¹ , E. A. Cartier ¹ , B. P. Linder ¹ , J. Rozen ¹ and K. Choi ² , ¹ IBM T. J. Watson Research Center and ² GLOBALFOUNDRIES (USA)	E-1: Nanowire FET (Area 3) (13:30-15:20) Chairs: T. Hiramoto (Univ. of Tokyo) M. Masahara (AIST) 13:30 E-1-1 (Invited) High-Performance Tri-Gate Silicon Nanowire Transistors for Ultra-Low Power LSI M. Saitoh, C. Tanaka, K. Ota, K. Uchida and T. Numata, Tokyo Tech. (Japan)	F-1: III-V MOSFETs (Area 6) (13:30-15:00) Chairs: Y. Miyamoto (Tokyo Tech.) E. Y. Chang (National Chiao Tung Univ.)
14:00 A-1-2 High Speed and High Efficiency Si Optical Modulator with MOS Junction, Using Large-Grain of Poly-Silicon Gate J. Fujikata ^{1,2} , M. Takahashi ^{1,3} , S. Takahashi ^{1,2} , T. Akagawa ^{1,2} , M. Noguchi ^{1,2} , T. Horikawa ^{1,3} , T. Nakamura ^{1,2} and Y. Arakawa ^{1,4} , ¹ PECST, ² PETRA, ³ AIST and ⁴ Univ. of Tokyo (Japan)	14:00 B-1-2 Novel Field Effect Diode type Vertical Capacitorless 1T-DRAM Cell with Negative Hold Bit Line Bias Scheme for Improving the Hold Characteristics T. Imamoto ^{1,2} and T. Endoh ^{1,2} , ¹ Tohoku Univ. and ² JST-CREST (Japan)	13:50 C-1-2 Characterization of carbon nanotubes based vertical interconnects B. Vereecke ¹ , M. H. van der Veen ¹ , Y. Barbarin ¹ , M. Sugiura ² , Y. Kashiwagi ² , D. J. Cott ¹ , C. Huyghebaert ¹ and Zs. Tokei ¹ , ¹ IMEC and ² Tokyo Electron Ltd (Belgium)	14:00 D-1-2 Effective Work Function Engineering for Aggressively Scaled Planar and FinFET-based Devices with High-k Last Replacement Metal Gate Technology A. Veloso ¹ , S. A. Chew ¹ , Y. Higuchi ² , L. A. Ragnarsdóttir ¹ , E. Simoen ¹ , T. Schram ¹ , T. Witters ¹ , A. Van Ammel ¹ , H. Dekkers ¹ , H. Tielens ¹ , K. Devriendt ¹ , N. Heylen ¹ , F. Sebaai ¹ , S. Brus ¹ , P. Favia ¹ , J. Geypen ¹ , H. Bender ¹ , A. Phatak ² , M. S. Chen ² , X. Lu ² , S. Ganguly ² , Y. Lei ² , W. Tang ² , X. Fu ² , S. Gandikota ² , A. Noort ¹ , A. Brand ¹ , N. Yoshida ¹ , A. Thean ¹ and N. Horiguchi ¹ , ¹ IMEC, ² Panasonic, ³ Applied Materials Belgium NV and ⁴ Applied Materials Inc. (Belgium)	14:00 E-1-2 Analytical Formulas for the Drain Current of Silicon Nanowire MOSFET K. Natori, Tokyo Tech. (Japan)	14:00 F-1-2 (Invited) InGaAs MOSFETs with Regrown Source: DC and RF Performance L. E. Wernersson, M. Egard and E. Lind, Lund Univ. (Sweden)

Opening & Plenary Session (Main Hall)

Opening Session

Chair : T. Oomori, Mitsubishi Electric Corp.

9:30 Welcome Address

K. Kyuma, Mitsubishi Electric Corp.

9:40 Welcome Address

M. Konagai, The Japan Society of Applied Physics

Non-Technical Plenary Session

9:45 PL-1-1

“Future Prospects of Semiconductor Industry” T. Nomakuchi, AIST

SSDM Award/Paper Award Presentation

Chair : S. Miyazaki, Nagoya Univ.

K. Kyuma, Mitsubishi Electric Corp.

Technical Plenary Session

Chair : S. Miyazaki, Nagoya Univ.

10:45 PL-2-1

“It is a small world” A. Steegen, IMEC, Belgium

11:30 PL-2-2

“One-step Further of Wide Band-gap Semiconductor SiC” H. Matsunami, Kyoto Univ.

12:20-13:30 Lunch

1F G	1F H	2F I	2F J	2F K	5F 554	5F 555
G-1: Optical and Electrical Properties in Nano Materials (Area 9) (13:30-15:15) Chairs: S. Kuroki (Hiroshima Univ.) Y. Uraoka (NAIST)	H-1: Compound Solar Cells (Area 15) (13:30-15:00) Chairs: H. Katagiri (Nagaoka National College of Technology) N. Kojima (Toyota Technological Institute)	I-1: Nitrides (Area 8) (13:30-15:00) Chairs: T. Nagata (NIMS) T. Iwai (Fujitsu)	J-1: Image Sensor (Area 5) (13:30-15:20) Chairs: M. Ikebe (Hokkaido Univ.) K. Kagawa (Shizuoka Univ.)		L-1: Si Power Devices (Area 14) (13:30-15:15) Chairs: G. Majumdar (Mitsubishi Electric) S. Shiraki (Denso)	M-1: OTFT(1):Fabrication and Novel Structures (Area 10) (13:30-15:15) Chairs: H. Usui (Tokyo Univ. of Agriculture and Technology) S. Naka (Univ. of Toyama)
13:30 G-1-1 (Invited) Multiexciton generation and recombination in semiconductor nanomaterials <i>Y. Kanemitsu, Kyoto Univ. (Japan)</i>	13:30 H-1-1 Defects in Electron-Irradiated and Hydrogenated GaAsN Grown by Chemical Beam Epitaxy <i>B. Bouzai, N. Kojima, Y. Ohshima and M. Yamaguchi, Toyota Technological Inst. (Japan)</i>	13:30 I-1-1 (Invited) Interface Control of III-Oxide/Nitride Composite Structures <i>M. Higashikwaki^{1,2}, S. Chowdhury³, B. R. Swenson³, U.K. Mishra³, T. Igaki⁴, T. Yamaguchi¹ and T. Honda⁴, National Inst. of Information and Communications Tech.,²PRESTO, Japan Science and Tech. Agency,³Univ. of California and⁴Kogakuin Univ. (Japan)</i>	13:30 J-1-1 (Invited) Advanced Radiation Image Sensors with SOI Technology <i>Y. Arai, High Energy Accelerator Research Organization (Japan)</i>		13:30 L-1-1 (Invited) Future role of power semiconductors: From “Silicon vs. WBG” to “Silicon and WBG <i>I. Omura, Kyusyu Inst. of Tech. (Japan)</i>	13:30 M-1-1 (Invited) Electrodeposited and Patterned Polymer Thin Films and Devices <i>R. C. Advincula, Case Western Reserve Univ. (USA)</i>
14:00 G-1-2 Disorder-Induced Enhancement of Avalanche Multiplication in a Silicon Nanodot Array <i>N. Mori^{1,2}, M. Tomita³, H. Minari^{1,2}, T. Watanabe³ and N. Koshida⁴, Osaka Univ.,²JST CREST,³Waseda Univ. and⁴Tokyo Univ. A&T (Japan)</i>	13:45 H-1-2 Enhancement of Light Harvesting and Power Conversion Efficiency in GaAs Solar Cell Using Flexible Nano-pattern PDMS Film <i>H. V. Han, H. C. Chen, C. C. Lin, H. S. Shih, T. Y. Tsao, Y. L. Yeh, Y. L. Tsai, H. C. Kuo and P. Yu, National Chiao Tung Univ. (Taiwan)</i>	14:00 I-1-2 MOVPE growth of GaN epitaxial films on AlN/h-BN/AlN double hetero-structures <i>Y. Kobayashi, Y. Noguchi, K. Kumakura, T. Akasaka, H. Yamamoto and T. Makimoto, NTT Basic Research Laboratories (Japan)</i>	14:00 J-1-2 A 2.8 μm pixel-pitch 55 ke- Full-Well Capacity Global-Shutter CMOS Image Sensor Using Lateral Overflow Integration Capacitor <i>S. Sakai, Y. Tashiro, R. Kuroda and S. Sugawa, Tohoku Univ. (Japan)</i>		14:00 L-1-2 Real Time Failure Imaging of Power Semiconductors under Power Stress using Scanning Acoustic Tomography <i>A. Watanabe and I. Omura, Kyushu Inst. of Tech. (Japan)</i>	14:00 M-1-2 Simple Push-coating for High-Performance Polymer Thin-Film Transistors <i>M. Ikawa, H. Matsui, H. Minemawari, J. Tsutsui, T. Yamada and T. Hasegawa, FLEC AIST (Japan)</i>

Tuesday, September 25

2F B-1	2F B-2	1F C-1	1F C-2	1F D	1F E	
A-1: Silicon Photonics (I): Active Devices (Area 7)	B-1: Volatile Memory (Area 4)	C-1: Carbon Interconnect (Area 2&13)	D-1: High-k MOS (Area 1)	E-1: Nanowire FET (Area 3)	F-1: III-V MOSFETs (Area 6)	
14:15 A-1-3 Electrical and Optical Characteristic Modeling of Silicon Modulator <i>T. Akagawa^{1,2}, S. Akiyama^{1,2}, T. Baba^{1,2}, M. Imai^{1,2} and T. Usuki^{1,2}, Inst. for Photonics-Electronics Convergence System Tech. (PECST) and ²Photonics Electronics Tech. Research Association (PETRA) (Japan)</i>	14:20 B-1-3 Multi-Level Cell Memory with High-Speed, Low-Voltage Writing and High Endurance Using Crystalline In-Ga-Zn Oxide Thin Film Transistor <i>T. Ishizu, H. Inoue, T. Matsuzaki, S. Nagatsuka, Y. Okazaki, T. Onuki, A. Isobe, Y. Shionoiri, K. Kato, T. Okuda, J. Koyama and S. Yamazaki, Semiconductor Energy Laboratory Co., Ltd. (Japan)</i>	14:10 C-1-3 Highly Thermo-stable and Oriented Catalytic Metal Co/Ir/Ta Layer Stack for Graphene Growth <i>M. Kitamura, Y. Yamazaki, M. Wada, T. Saito, M. Katagiri, M. Suzuki, A. Isobayashi, N. Sakuma, A. Sakata, A. Kajita and T. Sakai, Low-power Electronics Association & Project (LEAP) (Japan)</i>	14:20 D-1-3 Enhanced Hole Mobility in High-k Gated pMOSFETs by Dislocation-free Epitaxial Si/Ge Super-lattice Channel <i>L. J. Liu¹, K. S. Chang Liao¹, C. H. Fu¹, H. C. Hsieh¹, C. C. Lu¹, T. K. Wang¹, P. Y. Gu² and M. J. Tsai², ¹National Tsing Hua Univ. and ²Indus. Tech. Res. Inst. (Taiwan)</i>	14:20 E-1-3 Extraction of Carrier Mobility in Intrinsic Channel Tri-Gate Single Silicon Nanowire MOSFETs <i>K. Mao, T. Saraya and T. Hiramoto, Univ. of Tokyo (Japan)</i>	14:30 F-1-3 BEOL InGaAs nMOSFETs on Polyimide <i>T. Maeda¹, H. Ishii¹, T. Itatani¹, W. Jeyaswran¹, O. Ichikawa², M. Hata² and T. Yasuda¹, ¹AIST and ²Sumitomo Chemical (Japan)</i>	
14:30 A-1-4 Strain Tuning of Franz-Keldysh Ge Electro-Aborption Modulation <i>R. Kuroyanagi¹, M. L. Nguyen¹, T. Tsuchizawa², Y. Ishikawa¹, K. Yamada² and K. Wada¹, ¹The Univ. of Tokyo and ²NTT Microsystem Tech. Labs., NTT Corp. (Japan)</i>						
14:45 A-1-5 Optimization of Taper Structures for III-V on Silicon Lasers <i>D. Van Thourhout¹, S. Keyvaninia¹, G. Roelkens¹, M. Lamponi², F. Lelarge², J. M. Fedeli², S. Massaoudene³ and G. H. Duan⁴, ¹Ghent Univ.-IMEC, ²III-V lab and ³CEA-LETI (Belgium)</i>		14:30 C-1-4 Heat-Resistant Co-W Catalytic Metals for Multilayer Graphene CVD <i>S. Baba¹, S. Kuwahara¹, Y. Karasawa¹, H. Hanai¹, Y. Yamazaki², N. Sakuma², A. Kajita², T. Sakai² and K. Ueno¹, Shibaura Inst. Tech. and ²LEAP (Japan)</i>	14:40 D-1-4 RMG Technology Integration in FinFET Devices <i>G. Boccardi, R. Ritzenthaler, M. Togo, T. Chiarella, M. S. Kim, S. Yuchiyo, A. Veloso, S. A. Chew, E. Vecchio, S. Locorotondo, K. Devriendt, P. Ong, S. Brus, N. Horiguchi and A. Thean, IMEC (Belgium)</i>	14:40 E-1-4 High Performance Nanoscale n-MOS Gate-all-around poly-Si Thin Film Transistors by Microwave Annealing <i>M. S. Yeh¹, Y. C. Wu¹, Z. Y. Tang¹, H. F. Hung¹ and Y. J. Lee², ¹Univ. of National Tsing Hua and ²National Nano Device Labs (Taiwan)</i>	14:45 F-1-4 Effective Mobility Enhancement in Al₂O₃/InSb/Si Quantum Well MOSFETs for Thin InSb Channel Layers <i>T. Ito¹, A. Kadoda¹, K. Nakayama¹, Y. Yasui¹, M. Mori¹, K. Maezawa¹, E. Miyazaki² and T. Mizutani², ¹Univ. of Toyama and ²Nagoya Univ. (Japan)</i>	
15:00 A-1-6 Operation Power Reduction of Si Electro-optics Switch by Decreasing Current Leakage <i>T. Matsumoto, S. Sekiguchi, T. Kurahashi and K. Morito, Fujitsu Labs. (Japan)</i>		14:50 C-1-5 Initial Growth Observation of Networked Nano Graphite on SiO₂(90 nm)/Si dependent on Process Gas Concentration <i>Y. Ojiro¹, S. Ogawa¹, M. Satou², M. Nihei², Y. Takakuwa² and N. Yokoyama², ¹Tohoku Univ. and ²AIST/GNC (Japan)</i>	15:00 D-1-5 Fabrication and Demonstration of Ultra Short Channel Atomically Thin SOI MOSFETs (AT-FET) Using Anisotropic Wet Etching and Lateral Dopant Diffusion <i>S. Migita, Y. Morita, M. Masahara and H. Ota, GNC-AIST (Japan)</i>	15:00 E-1-5 Systematic Study of Back-Gate Bias Effects in Ultrathin-BOX Tri-gate (UTBT) Transistor with 10 nm-Diameter Nanowire Channel <i>K. Ota, M. Saitoh, C. Tanaka and T. Numata, Toshiba Corp. (Japan)</i>		

Coffee Break

A-2: Silicon Photonics (2): Fabrication & Materials (Area 7) (15:40-17:25) Chairs: D. V. Thourhout (Ghent Univ.) Y. Tanaka (Fujitsu)	B-2: Flash Memory (Area 4) (15:40-17:15) Chairs: E. Yang (eMemory Technology) S. Shuto (Toshiba)	C-2: Nanowire Growth and Characterization (Area 13) (15:40-17:10) Chairs: M. Arita (Univ. of Tokyo) K. Kawaguchi (Fujitsu)	D-2: Characterization in Gate Stack (1) (Area 1) (15:40-17:10) Chairs: H. Nohira (Tokyo City Univ.) T. Yamaguchi (Renesas)	E-2: Fin FET (Area 3) (15:40-17:25) Chairs: M. Masahara (AIST) S. Yamaguchi (SONY)	F-2: High Frequency GaN Devices (Area 6) (15:40-17:25) Chairs: N. Hara (Fujitsu) T. Suzuki (JAIST)
15:40 A-2-1 The Impacts of ArF Excimer Immersion Lithography on Integrated Silicon Photonics Technology <i>H. Takahasi^{1,2}, M. Toyama^{1,3}, M. Seki^{1,3}, D. Shimura^{1,2}, K. Koshino^{1,3}, N. Yokoyama^{1,3}, M. Ohtsuka^{1,3}, A. Sugiyama^{1,3}, E. Ishitsuka^{1,3}, T. Sano^{1,3} and T. Horikawa^{1,3}, Inst. for Photonics-Electronics Convergence System Tech. (PECST), ²Photonics Electronics Tech. Research Association (PETRA) and ³National Inst. of Advanced Industrial Science and Tech. (AIST) (Japan)</i>	15:40 B-2-1 New Erase Verify Scheme for Improving the Cycling Endurance of 2x nm NAND Flash Cell <i>J. Kim, T. Youn, S. Seo, N. Park, S. Yi, E. Park, H. Kim, H. Yang, K. Noh, S. Park and S. Lee, SK hynix Inc. (Korea)</i>	15:40 C-2-1 (Invited) Growth and Characterization of Novel Material and Heterostructure III-V Semiconductor Nanowires <i>S. Lehmann¹, S. Ghalamestan¹, D. Jacobsson¹, M. Heurlin¹, J. Bolinsson¹, M. E. Messing¹, L. E. Wernersson¹, J. Johansson¹, P. Caroff¹, K. Deppert¹ and K. A. Dick^{1,2}, ¹Solid State Physics, Lund Univ., ²Polymer & Materials Chemistry, Lund Univ., ³Electrical and Information Technologies, Lund Univ. and ⁴Institut d'Electronique, de Microelectronique et de Nanotechnologie, UMR (Sweden)</i>	15:40 D-2-1 (Invited) Raman Spectroscopy for Strain Measurement in State-of-the-art LSI <i>A. Ogura¹, D. Kosemura¹, M. Takei² and M. Tomita³, ¹School of Science and Tech., Meiji Univ. and ²JSPS Research Fellow (Japan)</i>	15:40 E-2-1 (Invited) Device Architectures and Their Integration Challenges for 1x nm Node: FinFETs with High Mobility Channel <i>N. Horiguchi, G. Zschaetzsch, Y. Sasaki, A. K. Kambham, M. Togo, L. Å. Ragnarsson, J. Mitard, J. Franco, G. Eneman, G. Hellings, L. Witters, T. Romeo, L. Pantisano, N. Waldron, D. Lin, N. Collaert, W. Vandervorst and A. Thean, Inst. voor Ker and Stralings Fysika (Belgium)</i>	15:40 F-2-1 (Invited) Sub-Millimeter-Wave GaN-HEMT Technology <i>K. Shinohara, D. Regan, A. Corrion, D. Brown, I. Alvarez Rodriguez, M. Cunningham, C. Butler, A. Schmitz, S. Kim, B. Holden and M. Micovic, HRL Laboratories (USA)</i>

Tuesday, September 25

1F G	1F H	2F I	2F J	2F K	5F 554	5F 555
G-1: Optical and Electrical Properties in Nano Materials (Area 9)	H-1: Compound Solar Cells (Area 15)	I-1: Nitrides (Area 8)	J-1: Image Sensor (Area 5)		L-1: Si Power Devices (Area 14)	M-1: OTFT(1):Fabrication and Novel Structures (Area 10)
14:15 G-1-3 Floating Gate Memory with High-density Nanodot Array Formed Utilizing Ti-binding Dps <i>H. Kamitake^{1,2}, K. Ohara¹, M. Uenuma^{1,2}, B. Zheng^{1,2}, Y. Ishikawa^{1,2}, I. Yamashita^{1,2,3} and Y. Uraoka^{1,2}, Nara Inst. of Science and Tech., ²CREST and ³ATRL, Panasonic Corporation (Japan)</i>	14:00 H-1-3 Reduction of Operating Temperature in 25 Series-Connected 820X CPV <i>Y. Ota¹, T. Suet¹, H. Nagai², K. Araki² and K. Nishioka¹, Univ. of Miyazaki and ²Daido steel (Japan)</i>	14:15 I-1-3 Formation of a Step-Free Ultrathin InN Layer on a Step-Free GaN Surface <i>T. Akasaka, A. Berry, Y. Kobayashi and H. Yamamoto, NTT Corp. (Japan)</i>	14:20 J-1-3 Experimental Verification of a CMOS Imager with Block-parallel Scanning for Focal-plane Pinhole Effect in Multi-beam Confocal Microscopy <i>M.W. Seo, K. Kagawa, K. Yasutomi and S. Kawahito, Shizuoka Univ. (Japan)</i>		14:15 L-1-3 Triggering Mechanism for Neutron Induced Single Event Burnout in Power Diode <i>T. Shoji¹, S. Nishida² and K. Hamada², ¹Toyota Central R&D Labs., Inc and ²Toyota Motor Corporation (Japan)</i>	14:15 M-1-3 Fabrications of Low Threshold Voltage Organic Thin Film Transistor by Using Inkjet-Printed Hybrid Gate Dielectrics <i>C. T. Liu and W. H. Lee, Dept. of Electrical Engineering, National Cheng Kung Univ. (Taiwan)</i>
14:30 G-1-4 Performance Revelation and Optimization of Gold Nanocrystal for Future Nonvolatile Memory Application <i>C. T. Lin¹, P. W. Huang¹, J. C. Wang¹, L. C. Chang¹, K. C. Chen¹, Y. Y. Chen¹ and C. S. Lai¹, Chang Gung Univ. and ²Ming Chi Univ. of Tech. (Taiwan)</i>	14:15 H-1-4 Novel High-sensitivity Broadband Image Sensor with CIGS Thin Films <i>Y. Ota¹, T. Maekawa¹, O. Matsushima¹, H. Sekiguchi¹, T. Maeda¹, T. Fujii¹, D. Ohnishi¹, H. Takasu¹ and S. Niki², ROHM Corp. Ltd. and ²National Inst. of Advanced Indus. Sci. and Tech. (Japan)</i>	14:30 I-1-4 Optically pumped lasing action around unusual wavelength of 390 nm in hexagonal GaN microdisks fabricated by rf-MBE <i>T. Kouno¹, M. Sakai², K. Kishino³ and K. Harada¹, Shizuoka Univ., ²Univ. of Yamanashi and ³Sophia Univ. (Japan)</i>	14:40 J-1-4 A Column-Parallel Hybrid ADC using SAR and Single-Slope with Error Correction for CMOS Image Sensors <i>T. L. Li, S. Sakai, S. Kawada, Y. Goda, S. Wakashima, R. Kuroda and S. Sugawa, Tohoku Univ. (Japan)</i>		14:30 L-1-4 Effects of Trap Energy Levels on Reverse Recovery Surge of Silicon Power Diode <i>S. Machida¹, Y. Yamashita¹, T. Misumi¹ and T. Sugimaya¹, ¹Toyota Central R&D Labs. Inc. and ²Toyota Motor Corp. (Japan)</i>	14:30 M-1-4 Laminated Sheet Organic Field-Effect Transistors Fabricated by Thermal Press Methods <i>M. Sakai¹, A. Inoue¹, T. Okamoto¹, Y. Yamazaki¹, H. Yamauchi¹, S. Kuniyoshi¹, M. Nakamura², K. Kudo², T. Watanabe², S. Unno¹ and N. Hu¹, ¹Chiba Univ. and ²NAIST (Japan)</i>
14:45 G-1-5 3-Dimensional and Defect-free Etching by Neutral Beam for MEMS Applications <i>T. Kubota^{1,2}, A. Wada¹, Y. Yanagisawa¹, B. Altansukh¹, K. Miwa², T. Ono¹ and S. Samukawa^{1,2}, ¹Tohoku Univ. and ²BEANS (Japan)</i>	14:30 H-1-5 Direct Bonding using a-Si:H Thin Films for the Fabrication of Chalcopyrite Tandem Solar Cells <i>S. Oonishi, Y. Kurokawa and A. Yamada, Tokyon Inst. of Tech. (Japan)</i>	14:45 I-1-5 Nano-Patterned Sapphire Substrates-Induced Strain-Related Quantum-Confinement-Stark-Effect Behaviors of InGaN-Based Light-Emitting Diodes <i>V. C. Su¹, Y. J. Chen¹, M. L. Lee¹, Y. H. You¹, C. H. Kuan¹, P. H. Chen¹, C. J. Hsieh¹, R. M. Lin² and S. F. Yu², ¹National Taiwan Univ. and ²Chang Gung Univ. (Taiwan)</i>	15:00 J-1-5 A Programmable Difference-of-Gaussian Analog CMOS Image sensor Operating in the Subthreshold Regime <i>Z. Wang and T. Shibata, the Univ. of Tokyo (Japan)</i>		14:45 L-1-5 Compact Modeling of Floating-Base Effect in IGBT Based on Potential Modification by Accumulated Charge <i>T. Yamamoto¹, M. Miyake² and M. Miura Matauhash², ¹DENSO Corp. and ²Hiroshima Univ. (Japan)</i>	14:45 M-1-5 Using Self-Assemble-Monolayer on Nanopore Sidewalls to Fabricate Vertical Poly-mer Transistors with High Output Current <i>H. W. Zan¹, Y. H. Hsu¹, H. F Meng¹, C. H. Huang¹, Y. T. Tao² and W. W. Tsai¹, ¹National Chiao Tung Univ. and ²Academia Sinica (Taiwan)</i>
15:00 G-1-6 Direct Observation of Microstructure Changes Arising from Electromigration <i>Y. Murakami, M. Arita, K. Hamada and Y. Takahashi, Hokkaido Univ. (Japan)</i>	14:45 H-1-6 First-Principles Study of Diffusion of Constituent Atom in CuInSe ₂ <i>S. Nakamura, T. Maeda and T. Wada, Ryukoku Univ. (Japan)</i>				15:00 L-1-6 Super Junction Power MOSFET by Multi step Trench Process <i>J. M. Wang¹, K. Y. Tai¹, L. C. Wang¹, C. H. Huang², C. Lin², C. J. Lin¹ and Y. C. King¹, ¹National Tsing-Hua Univ. and ²Taiwan Semiconductors Company Ltd. (Taiwan)</i>	15:00 M-1-6 Dinaphtho Thiophene Thin-Film Transistors with Modified Platinum Electrodes in Bottom-Contact Configuration <i>M. Kitamura^{1,2}, Y. Tanaka¹, W. Kang² and Y. Arakawa², ¹Kobe Univ. and ²Univ. of Tokyo (Japan)</i>

Coffee Break

G-2: Single Electron Devices (Area 9) (15:40-17:10) Chairs: H. Inokawa (Shizuoka Univ.) T. Tanamoto (Toshiba)	H-2: Crystalline Silicon Solar Cells (Area 15) (15:40-17:10) Chairs: K. Ohdaira (JAIST) T. Ujihara (Nagoya Univ.)	I-2: Growth and Characterization of Group IV Related Materials (Area 8) (15:40-17:25) Chairs: T. Suemasu (Tsukuba Univ.) K. Hara (Shizuoka Univ.)	J-2: CMOS- MEMS Modeling & Bio-medical Applications (Area 5&11) (15:40-17:30) Chairs: Y. Mita (Univ. of Tokyo) K. Ajito (NTT)	K-2: Future Interconnects (I) (Area 2) (15:40-17:10) Chairs: S. Ogawa (AIST) M. Kodera (Toshiba)	L-2: SiC Processing and Characterization Technology (Area 14) (15:40-17:25) Chairs: M. Kato (Nagoya Institute of Technology) T. Ishikawa (Toyota Central R&D Labs., Inc.)	M-2: OTFT(2): Materials and Characterization (Area 10) (15:40-17:25) Chairs: K. Fujita (Kyushu Univ.) T. Manaka (Tokyo Institute of Technology)
15:40 G-2-1 Discrete Energy Levels in Synthesized Au Nanoparticle by Chemically Assembled Single-Electron Transistors <i>S. Kano^{1,2}, K. Maeda^{1,2}, D. Tanaka^{1,3}, T. Teranishi^{2,4}, L. W. Smith⁵, C. G. Smith⁵ and Y. Majima^{1,2,6}, ¹Tokyo Tech., ²CREST-JST, ³Univ. of Tsukuba, ⁴Kyoto Univ., ⁵Univ. of Cambridge and ⁶Sunchon National Univ. (Japan)</i>	15:40 H-2-1 (Invited) Crystal Growth Mechanisms of Silicon during Melt Growth Processes <i>K. Fujiwara, H. Koizumi, K. Nozawa and S. Uda, Tohoku Univ. (Japan)</i>	15:40 I-2-1 Increase of Si0.5Ge0.5 Bulk Single Crystal Size as Substrates for Strained Ge Epitaxial Layers <i>K. Kinoshita¹, O. Nakatsuka², Y. Arai¹, K. Taguchi¹, H. Tomioka¹, R. Tanaka³ and S. Yoda¹, JAXA, ²Nagoya Univ. and ³AES Co. Ltd. (Japan)</i>	15:40 J-2-1 (Invited) Modeling and Simulation of CMOS Integrated MEMS: Application to Low-cost Sensors <i>F. Mailly, L. Latorre and P. Nouet, Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier, LIRMM, Univ. Montpellier 2/ CNRS (France)</i>	15:40 K-2-1 (Invited) Chemical Soldering: New Method for Single Molecular Interconnects <i>Y. Okawa¹ and M. Aono², ¹International Center for Materials Nanoarchitectonics (WPI-MANA) and ²National Inst. for Materials Science (NIMS) (Japan)</i>	15:40 L-2-1 X-Ray Three-Dimensional Topography Analysis of Basal-Plane Dislocations and Threading Edge Dislocations in 4H-SiC <i>R. Tanuma¹, D. Mori², I. Kamata¹ and H. Tsuji¹, ¹Central Res. Inst. Electric Power Indus. (CRIEPI) and ²Fuji Electric Co., Ltd. (Japan)</i>	15:40 M-2-1 (Invited) Recent Development of New Organic Semiconductors for Thin-film Transistor Applications <i>K. Takimiya^{1,2}, J. Osaka¹ and E. Miyazaki¹, ¹Hiroshima Univ. and ²RIKEN Advanced Science Inst., (Japan)</i>

Tuesday, September 25

2F B-1	2F B-2	1F C-1	1F C-2	1F D	1F E
A-2: Silicon Photonics (2): Fabrication & Materials (Area 7)	B-2: Flash Memory (Area 4)	C-2: Nanowire Growth and Characterization (Area 13)	D-2: Characterization in Gate Stack (1) (Area 1)	E-2: Fin FET (Area 3)	F-2: High Frequency GaN Devices (Area 6)
15:55 A-2-2 Low-loss Si waveguides with Variable-Shaped-Beam EB Lithography for Large-scaled Photonic Circuits <i>N. Hirayama^{1,2}, H. Takahashi^{1,3}, Y. Noguchi^{1,2}, M. Yamagishi^{1,2} and T. Horikawa^{1,2}, Inst. for Photonics-Electronics Convergence System Tech., ²National Inst. of Advanced Industrial Science and Tech. and ³Photonics Electronics Tech. Res. Association (Japan)</i>	16:00 B-2-2 Characterization RTN(Random Telegraph Noise) Generated by Process and Cycling Stress Induced Traps in 26nm NAND Flash Memory <i>B. S. Jo¹, H. J. Kang¹, S. M. Joe¹, M. K. Jeong¹, S. K. Park², K. R. Han², B. G. Park¹ and J. H. Lee¹, Seoul National Univ. and ²SK Hynix Inc. (Korea)</i>	16:10 C-2-2 InAsP-InAs hetero-nanowires grown via the self-assisted vapor-liquid-solid mode <i>G. Zhang, K. Tateno, H. Gotoh and T. Sogawa, NTT Basic Res. Labs. (Japan)</i>	16:10 D-2-2 Analysis of Channel Stress Induced by NiPt-silicide and Its Generation Mechanism <i>M. Mizuo¹, T. Yamaguchi¹, S. Kudo², Y. Hirose^{1,2}, H. Kimura², J. Tsuchimoto² and N. Hattori², ¹Renesas Semiconductor Engineering Corp. and ²Renesas Electronics Corp. (Japan)</i>	16:10 E-2-2 Investigation and Comparison of Work Function Variation for FinFET and Ultra-Thin-Body SOI Devices Using a Voronoi Approach <i>H. Chao, M. L. Fan and P. Su, Univ. of National Chiao Tung (Taiwan)</i>	16:10 F-2-2 A 0.25 μm Gate AlGaN/GaN HEMT for X-band Using RELACS Process <i>H. Koyama, Y. Kamo, S. Miwa, Y. Yamamoto, K. Onoe, A. Inoue and Y. Hirano, Mitsubishi Electric Corp., High Frequency & Optical Device Works (Japan)</i>
16:10 A-2-3 Characterization of Electroluminescence from One-dimensionally Self-Aligned Si-based Quantum Dots <i>H. Takami¹, K. Makihara¹, M. Ikeda² and S. Miyazaki¹, Univ. of Nagoya and ²Univ. of Hiroshima (Japan)</i>	16:20 B-2-3 Single-Poly Flash Memory with Degradation-Separated Scheme <i>H. W. H. Ching, W. Robert, Y. Kevin, L. Yen Hsin, B. Francis, C. Hsin Ming and Y. Evans, eMemory Tech. Inc. (Taiwan)</i>	16:25 C-2-3 Control of Diameter and Pitch of InGaAs Nanowire Arrays in Selective-area Metalorganic Vapor Phase Epitaxy <i>Y. Kohashi¹, S. Sakita^{1,2}, S. Hara^{1,2} and J. Motohisa¹, Graduate School of Info. Sci. and Tech., Hokkaido Univ. and ²Res. Center for Integrated Quantum Electronics, Hokkaido Univ. (Japan)</i>	16:30 D-2-3 Band-offset Determination at Ge/GeO₂ Interface by Internal Photoemission and Charge-corrected X-ray Photo-electron Spectroscopies <i>W. F. Zhang^{1,2}, T. Nishimura^{1,2}, K. Nagashio^{1,2}, K. Kita^{1,2} and A. Toriumi^{1,2}, ¹Univ. of Tokyo and ²JST-CREST (Japan)</i>	16:30 E-2-3 Impact of Junction Non-abruptness on Random Discrete Dopant Induced Variability in Intrinsic Channel Tri-gate MOSFETs <i>K. L. Wei, X. Y. Liu and G. Du, Peking Univ. (China)</i>	16:25 F-2-3 Characteristics of InAlN/GaN Heterostructures Fabricated by Regrowth Technique <i>M. Hiroki^{1,2}, N. Watanabe¹, N. Maeda¹, H. Yokoyama¹, K. Kumakura² and H. Yamamoto¹, ¹Photonics Labs., NTT Corporation and ²Basic Research Labs., NTT Corporation (Japan)</i>
16:25 A-2-4 Design of Silicon Photonic Crystal Waveguides for High Gain Raman Amplification Using Two Symmetric TE-Like Slow-Light Modes <i>Y. H. Hsiao, S. Iwamoto and Y. Arakawa, Univ. of Tokyo (Japan)</i>	16:40 B-2-4 A Ultra-low-voltage operation on Ultra-thin poly-Si p-channel Flash Memory with Silicon Nanocrystals <i>H. B. Chen¹, S. H. Lin¹, J. J. Wu¹, Y. C. Wu² and C. Y. Chang¹, ¹Univ. of National Chiao Tung Univ. and ²Univ. of National Tsing Hua Univ. (Taiwan)</i>	16:40 C-2-4 Tuning the electro-optical properties of nanowires by applying uniaxial and ultrahigh strain <i>A. Lugstein¹, J. Greif¹, C. Zeiner¹, J. Stangl², M. Keplinger², R. Grifone², D. Kriegner², C. Somaschini¹, L. Geelhaar¹ and E. Bertagnoli¹, ¹Vienna Univ. of Tech., Inst. for Solid State Electronics, ²Johannes Kepler Univ. Linz, Inst. of Semiconductor and Solid State Physics and ³Paul-Drude-Inst. for Solid State Electronics (Austria)</i>	16:50 D-2-4 Characterization of phosphorus-implanted n+/p Ge junctions by reversely biased leakage current and Raman spectroscopy <i>C. H. Lee^{1,2}, T. Tabata^{1,2}, T. Nishimura^{1,2}, K. Nagashio^{1,2}, K. Kita^{1,2} and A. Toriumi^{1,2}, ¹The Univ. of Tokyo and ²JST-CREST (Japan)</i>	16:50 E-2-4 2D and 3D Fully-Depleted Extension-less Devices for Advanced Logic and Memory Applications <i>A. Veloso, A. De Keersgieter, M. Aoulache, M. Jureczak, A. Thean and N. Horiguchi, IMEC (Belgium)</i>	16:40 F-2-4 Improved effective channel electron velocity in AlGaN/GaN HEMTs with sub-100 nm gate-to-drain distance <i>K. Kodama, Y. Naito, H. Tokuda and M. Kuzuhara, Univ. of Fukui (Japan)</i>
16:40 A-2-5 Mixture formation of Er_xYb_{2-x}Si₂O₅ and Er_xYb_{2-x}O₃ for broadening the C - band in an optical amplifier on Si <i>H. Omi^{1,2}, Y. Abe¹, M. Anagnositi¹ and T. Tawara^{1,2}, ¹NTT Basic Research Labs., NTT Corp. and ²Nano-photonics Center, NTT Corp. (Japan)</i>	17:00 B-2-5 (Late News) Exploring Trapped Charge Evolution in P-Channel SONOS Memory Device <i>F. H. Li¹, Y. Y. Chiu¹, Y. H. Lee¹, R. W. Chang¹, B. J. Yang¹, W. T. Sun², E. Lee², C. W. Kuo² and R. Shiratori¹, ¹National Chiao Tung Univ. and ²eMemory Tech. Inc. (Taiwan)</i>	16:55 C-2-5 Growth and Characterization of AlGaAs Nanowires on Insulating Al₂O₃ Layers by Selective-Area Metal-Organic Vapor Phase Epitaxy <i>S. Sakita, M. Yatago and S. Hara, Hokkaido Univ. (Japan)</i>		17:10 E-2-5 (Late News) The impact of Side Surface Roughness on Carrier Mobility in Tri-Gate Silicon Nanowire MOSFETs <i>K. Mao, T. Saraya and T. Hiramoto, Univ. of Tokyo (Japan)</i>	16:55 F-2-5 Suppression of off-state drain leakage current in AlGaN channel high electron mobility transistors on SiC substrate <i>T. Nanjo, Y. Suzuki, A. Imai, H. Okazaki, M. Saita, Y. Abe, E. Yagyu and H. Ohji, Mitsubishi electric Corp. (Japan)</i>
17:10 A-2-7 Theoretical analysis method of vertical coupling optical I/O interface with mirrors <i>M. Nara, T. Kita, Y. Tanushi and H. Yamada, Tohoku Univ. (Japan)</i>					17:10 F-2-6 (Late News) High Performance Normally Off Nanochannel Al₂O₃/GaN FinFET <i>K. S. Im¹, K. W. Kim¹, D. S. Kim¹, H. S. Kang¹, Y. W. Jo¹, R. H. Kim¹, C. H. Won¹, K. I. Jang¹, M. K. Kwon¹, S. M. Jeon¹, D. H. Son¹, Y. M. Kwon¹ and J. H. Lee², ¹Kyungpook National Univ. and ²Samsung LED Corp. (Korea)</i>

Banquet/Young Researcher Award (1F, Swan & Garden, Kyoto International Conference Center)

Tuesday, September 25

1F G	1F H	2F I	2F J	2F K	5F 554	5F 555
G-2: Single Electron Devices (Area 9)	H-2: Crystalline Silicon Solar Cells (Area 15)	I-2: Growth and Characterization of Group IV Related Materials (Area 8)	J-2: CMOS- MEMS Modeling & Bio-medical Applications (Area 5&11)	K-2: Future Interconnects (1) (Area 2)	L-2: SiC Processing and Characterization Technology (Area 14)	M-2: OTFT(2): Materials and Characterization (Area 10)
15:55 G-2-2 Placement of Single Ge Quantum Dot along with Self-aligned Electrodes for Effective Single Hole Tunneling <i>I. H. Chen, K. H. Chen, M. T. Kuo and P. W. Li, National Central Univ. (Taiwan)</i>	16:10 H-2-2 Single Crystalline Silicon Substrate Lift-off Using Electrodeposition Process <i>Y. Kwon, S. Jin, S. Yoon and B. Yoo, Hanyang Univ. (Korea)</i>	15:55 I-2-2 Impact of Sn Corporation on Epitaxial Growth of Ge Layers on Si(110) Substrates <i>S. Kidowaki, T. Asano, Y. Shimura, N. Taoka, O. Nakatsuka and S. Zaima, Graduate School of Eng., Nagoya Univ. (Japan)</i>	16:10 J-2-2 A CMOS-MEMS Design Technique based on an Electrical Circuit Simulator with Hardware Description Language <i>T. Konishi¹, S. Maruyama², M. Mita³, D. Yamane¹, H. Ito¹, K. Machida^{1,4}, N. Ishihara⁴, K. Masu¹, H. Fujita¹ and H. Toshiyoshi¹, ¹NTT Advanced Tech. Corp., ²Univ. of Tokyo, ³JAXA and ⁴Tokyo Tech (Japan)</i>	16:10 K-2-2 Growth of Dense Vertical and Horizontal Graphene for Thermal Vias and its Thermal Property <i>A. Kawabata, T. Murakami, M. Nihei and N. Yokoyama, AIST (Japan)</i>	15:55 L-2-2 Evolution of Threading Edge Dislocation During Solution Growth of SiC <i>S. Harada, Y. Yamamoto, K. Seki, A. Horio, T. Mitsuhashi and T. Ujihara, Nagoya Univ. (Japan)</i>	16:10 M-2-2 Influence of the First-layered Grain Size on Bias-stress Effect in Pentacene-based Thin Film Transistors <i>Y. W. Zhang^{1,2}, D. X. Li¹ and C. Jiang¹, ¹National Center for Nanosci. and Tech. and ²Graduate School of Chinese Academy of Sci. (China)</i>
16:10 G-2-3 Integration of 1-bit CMOS Address Decoders and Single-Electron Transistors Operating at Room Temperature <i>R. Suzuki, M. Nozue, T. Saraya and T. Hiramoto, Univ. of Tokyo (Japan)</i>	16:25 H-2-3 Monocrystalline Si Solar Cells with Selective Emitter Structure Formed by Ion Shower Doping Technique <i>H. Hashiguchi¹, T. Tachibana¹, M. Aoki², T. Kojima², Y. Ohshita² and A. Ogura¹, ¹Meiji Univ. and ²Toyota Tech. Inst. (Japan)</i>	16:10 I-2-3 Temperature Dependent Al-Induced Crystallization of Amorphous Ge Thin Films on Glass Substrates <i>K. Toko¹, M. Kurosawa², N. Fukata³, N. Saitoh², N. Yoshizawa², N. Usami², M. Miyazaki² and T. Suemasu¹, ¹Univ. of Tsukuba, ²Kyusyu Univ., ³National Inst. for Materials Science, ¹National Inst. of Advanced Industrial Science and Tech. and ²Tohoku Univ. (Japan)</i>	16:30 J-2-3 A CMOS-Based Implantable Imaging Device for Wide-Area Brain Functional Imaging <i>M. Haruta¹, T. Kobayashi^{1,2}, C. Kitsumoto¹, T. Noda^{1,2}, K. Sasagawa^{1,2}, T. Tokuda^{1,2} and J. Ohta^{1,2}, ¹Nara Inst. of Science and Tech. and ²JST-CREST (Japan)</i>	16:30 K-2-3 Annealing Condition Optimization of Sputtered Amorphous Carbon for Large-grain, Multi-layer Graphene <i>M. Sato¹, H. Nakano¹, M. Takahashi¹, T. Muro¹, Y. Takakuwa², S. Sato¹, M. Nihei¹ and N. Yokoyama¹, ¹AIST/GNC, ²JASRI/SPring-8 and ²Tohoku Univ. (Japan)</i>	16:10 L-2-3 Point Defect Reduction and Carrier Lifetime Improvement of Si- and C-face 4H-SiC Epilayers <i>T. Miyazawa and H. Tsuchida, Central Res. Inst. of Electric Power Industry (Japan)</i>	16:25 M-2-3 DC Bias-Stress Effect for Organic Thin-Film Transistors with Parylene-C Dielectric Layers <i>K. Fukuda, T. Suzuki, D. Kumaki and S. Tokito, Yamagata Univ. (Japan)</i>
16:25 G-2-4 Photoexcited-Electron Trapping by Individual Donor in Lateral Nanowire pn Junction <i>S. Purwiyanti, A. Udharto, D. Moraru, T. Mizuno and M. Tabe, Shizuoka Univ. (Japan)</i>	16:40 H-2-4 Adoption of 2D-nanorod Arrays with Slanted ITO Film to Enhance Optical Absorption for Photovoltaic Applications <i>Y. C. Yao, L. W. She, C. M. Cheng, Y. C. Chen and Y. J. Lee, National Taiwan Normal Univ. (Taiwan)</i>	16:25 I-2-4 Leading Wave Crystallization from Fast Moving Molten Zone Formed by Micro-Thermal-Plasma-Jet Irradiation to Amorphous Silicon Films <i>S. Hayashi, Y. Fujita, T. Kamikura, K. Sakaike, M. Ikeda, H. Hanafusa and S. Higashi, Hiroshima Univ. (Japan)</i>	16:50 J-2-4 A 36-channel Neural Recoding Chip for Brain Machine Interface <i>T. Yoshida¹, H. Ando², M. Ono³, Y. Murasaka³, A. Iwata³, T. Suzuki², K. Matsushita⁴ and M. Hirata⁴, Hiroshima Univ., ³National Inst. of Info. and Communications Tech., ³AR-Tec Corp. and ⁴Osaka Univ. (Japan)</i>	16:50 K-2-4 Integrating Carbon Nanotubes as Vias in a Monolithic 3DIC Process <i>S. Völlebregt¹, R. Ishihara¹, A.N. Chiaramonti², J¹ and C. I. M. Beenakker¹, ¹Delft Univ. of Tech. and ²National Inst. of Standards and Tech. (The Netherlands)</i>	16:25 L-2-4 Suppression of AI Memory Effect on Growing 4H-SiC Epilayers by Hot-wall Chemical Vapor Deposition <i>S.Y. Jii¹, K. Kojima¹, Y. Ishida¹, S. Yoshida¹, H. Tsuchida² and H. Okumura¹, ¹National Inst. of Adv. Ind. Sci. and Tech. and ²Central Res. Inst. of Electric Power Indust. (Japan)</i>	16:40 M-2-4 Mobility Limiting Factors in Pentacene Thin-Film Transistors: Influence of the Film Growth Rate <i>R. Matsubara¹, T. Nomura², M. Sakai², K. Kudo² and M. Nakamura¹, ¹Nara Inst. of Science and Tech. and ²Chiba Univ. (Japan)</i>
16:40 G-2-5 Dual Function of Charge Sensor: Charge Sensing and Gating <i>T. Kambara¹, T. Kadera^{1,2,3} and S. Oda^{1,2}, ¹Toyko Tech. of Tech., ²Univ. of Tokyo and ³PRESTO-JST (Japan)</i>	16:55 H-2-5 (Late News) Post-Annealing Effects on Characteristics of Crystalline Germanium Solar Cells with the Double Heterostructure <i>T. Kaneko and M. Kondo, National Inst. of Advanced Indus. Sci. and Tech. (Japan)</i>	16:40 I-2-5 Low-temperature Crystallization of a-Si, a-Ge and a-Si _x Ge _{1-x} Films by Soft X-ray Irradiation <i>A. Heya¹, S. Kino¹, N. Matsuo¹, K. Kanda², S. Miyamoto², S. Amano², T. Mochizuki², K. Toko³, T. Sadoh³ and M. Miyao¹, ¹Univ. of Hyogo, ²LASTI and ³Kyushu Univ. (Japan)</i>	17:10 J-2-5 A 37x37 Pixels Photoreceptor Chip with Switchable Photosensitivity Circuit for 3-D Stacked Retinal Prosthesis Chip <i>H. Naganuma¹, T. Tan¹, K. Kiyoyama^{1,2} and T. Tanaka¹, ¹Tohoku Univ. and ²Nagasaki Inst. of Applied Sci. (Japan)</i>	16:40 L-2-5 Phosphorus Doping of 4H-SiC by KrF Excimer Laser Irradiation in Phosphoric Solution <i>A. Ikeda, K. Nishi, H. Ikenoue and T. Asano, Kyushu Univ. (Japan)</i>	16:55 M-2-5 Limiting Factor Analysis of Device Operation of Organic Thin Film Transistors by Field-Induced Electron Spin Resonance <i>H. Matsui¹, D. Kumaki², E. Takahashi^{1,3}, M. Ikawa¹, I. Osaka¹, T. Abe¹, K. Takimiya¹, S. Tokito² and T. Hasegawa¹, ¹FLEC, AIST, ²ROEL, Yamagata Univ., ³SCAS and Hiroshima Univ. (Japan)</i>	17:10 M-2-6 Gas Sensor Integrate with a Vertical Polymer Space-Charge-Limited Transistor <i>H. W. Zan, C. H. Li, C. K. Yu and H. F. Meng, National Chiao Tung Univ. (Taiwan)</i>
16:55 G-2-6 Observation of Charging and Discharging Effects of Dopant Atoms in Nanoscale Lateral pn Junction by Kelvin Probe Force Microscope <i>R. Nowak^{1,2}, M. Anwar¹, D. Moraru¹, T. Mizuno¹, R. Jablonski² and M. Tabe¹, ¹Shizuoka Univ. and ²Warsaw Univ. of Tech. (Japan)</i>		16:55 I-2-6 Intrinsic Bonding Defects in Non-crystalline (nc-) SiO ₂ and GeO ₂ : Spectroscopic Detection of Differences between Vacancy Sites with and without O-atom occupancy <i>G. Lucovsky, D. Zeller, K. Wu, B. Papas and J. L. Whitten, NC State Univ. (USA)</i>	17:10 I-2-7 Scaling of Channel Length for Highly Conductive Silicon Nanocrystal Films <i>J. F. Susoma, Y. Nakamine, K. Usami, T. Kadera, Y. Kawano and S. Oda, Toyko Tech. of Tech. (Japan)</i>	16:55 L-2-6 Leakage Current Suppression Using Passivation of Defect by Anodic Oxidation for 4H-SiC Schottky Contacts <i>M. Kato, M. Kimura and M. Ichimura, Nagoya Inst. of Tech. (Japan)</i>	17:10 L-2-7 Transistor Characteristics of Lateral MOSFETs with a Thin 3C-SiC Layer on an Insulator <i>H. Uchida, A. Minami, T. Sakata, H. Nagasawa and M. Kobayashi, HOYA Corp. (Japan)</i>	

Banquet/Young Researcher Award (1F, Swan & Garden, Kyoto International Conference Center)