412.040				
1F 212	1F 213	2F 221	4F 241	4F 242
B-3: High-k Gate Stack (Area 1) (9:00-10:30) Chairs: T. Nabatame (NIMS) K. Shiraishi (Univ. of Tsukuba)	C-3: Tunnel & Schottky-S/D FETs (Area 3) (9:00-10:30) Chairs: K. Okano (Toshiba Corp.) T. Hase (Renesas Electronics Corp.)	D-3: GaN LED (Area 7) (9:00-10:45) Chairs: Y. Ishikawa (Univ. of Tokyo) N. Iizuka (Toshiba Corp.)	E-3: Flash Memory II (Area 4) (9:00-10:50) Chairs: Y. Sasago (Hitachi, Ltd.) M. Moniwa (Renesas Electronics Corp.)	F-3: Spin Manipulation and Photon De- tection (Area 9) (9:00-10:45) Chairs: H. Gotoh (NTT Corp.) H. Kosaka (Tohoku Univ.)
9:00 B-3-1 (Invited) Atomic mechanism of Flat band voltage shifts by Oxide dipole Layers in High K-Metal Gate Stacks J. Robertson and L. Lin, Cambridge Univ. (UK) The atomic mechanism of the flat band voltage shifts by oxide capping layers is obtained from ab-initio calculations. It is due to the group elec- tronegativity effect, and change of screening at the dielectric interface.	9:00 C-3-1 (Invited) Tunnel FET Promise and Challenges TJ. King Liu and S. H. Kim, Univ. of California Berkeley (USA) This paper reviews recent advancements in tun- nel field effect transistor (TFET) technology and assesses its promise for overcoming the energy ef- ficiency limit of CMOS technology. Challenges for practical implementation of low-cost, low-power TFET digital logic are discussed.	9:00 D-3-1 InGAN-based Blue Light-Emitting Diodes with Electron Blocking Layer Fabricated on Pat- terned Sapphire Substrates <i>K. T. Liul', C. K. Hsu² and S. J. Chang², ¹Univ. of</i> <i>Cheng Shiu and ²National Cheng Kung Univ. (Tai- wan)</i> InGaN-based blue light-emitting diode (LED) with electron blocking layer (EBL) fabricated on pat- terned sapphire substrate (PSS) have been investi- gated. It is found that PSS-EBL LED have a 209% enhancement in light output power as compared with that of the conventional LED. The improve- ment can be attributed to the reduction in disloca- tion density and the better carrier confinement from EBL.	9:00 E-3-1 (Invited) Current Development Status and Future Chal- lenges of Charge-Trapping NAND Flash H. T. Lue, K. Y. Hsieh and C. Y. Lu, Macronix Inter- national Co., Ltd. (Taiwan) Although conventional floating gate (FG) Flash memory has already gone into the 2Xnm node, the technology challenges are formidable beyond 20nm. 3D Charge-trapping (CT) NAND is fore- casted as a promising solution to continue NAND Flash scaling for another decade. In this paper, technology challenges of 3D CT NAND and the poly-silicon thin film transistor (TFT) issues will be addressed in detail.	9:00 F-3-1 (Invited) Quantum media conversion from a photon to an electron spin H. Kosaka, H. Shigyou, T. Inagaki, Y. Mitsumori, K. Edamatsu, T. Kutsuwa, M. Kuwahara, K. Ono, Y. Rikitake, N. Yokoshi and H. Imamura, Tohoku Univ. (Japan) We present a way of quantum media conversion from a photon to an electron together with the re- verse conversion from an electron to a photon using a semiconductor quantum structure.
	9:30 C-3-2 Optimization of Silicon p-channel Tunnel FET with Dual x Spacer H. Virani, S. Gundapaneni and A. Kottantharayil, Indian Inst. of Tech. (India) A dual-k spacer concept is proposed and evaluated in underlap and non-underlap p-channel Silicon tunnel FETs for the first time using extensive device simulations. The dual-k spacer consist of an inner layer made of a high k material and an outer layer made of a low-k material.	9:15 D-3-2 Enhanced Light Output of Vertical GaN-Based Light-Emitting Diodes with a Distributed Bragg Reflector and a Roughened GaO, Surface Film W. C. Lee ¹ , K. M. Uang ² , T. M. Chen, D. M. Kuo ¹ , P. R. Wang, P. H. Wang and S. J. Wang, ¹ National Cheng Kung Univ. and ² Wufeng Inst. of Tech. (Tai- wan) The use of a highly reflective DBR CB layer and surface roughening by KrF excimer laser for the fabrication of high-power VLEDs are demonstrated. Enhancement in Lop by 68% at 350 mA has been obtained.	9:30 E-3-2 Collective Tunneling Model in Charge Trap Type NVM Cell M. Muraguchi ¹ , Y. Sakurai ² , Y. Takada ² , Y. Shigeta ⁴ , M. Ikeda ⁴ , K. Makihara ² , S. Miyazak ² , S. Nomura ² , K. Shiraishi ² , T. Endoh ¹ , ¹ Tohoku Univ, ² Univ, ¹ Tsukuba, ³ Hiroshima Univ. and ⁴ Univ. of Hyogo (Japan) We propose new tunneling model in the charge trap NVM cell, where the electron collectively tunnels to the trap sites in the programming mode. This in- sight is very important to design for MLC CT-cell.	9:30 F-3-2 Spin-relaxation Dynamics of Excited Trion States in an InAs Quantum Dot Y. Igarashi ^{1,2} , M. Shirane ^{1,2} , Y. Ota ^{2,3} , M. Nomura ² , N. Kumaga ² , S. Ohkouchi ² , A. Kirihara, S. Ishida, S. Ivwamoto, S. Yorozu and Y. Arakawa ^{2,3} , ¹ NEC Corp., ² INQIE and ³ Univ. of Tokyo (Japan) We performed photoluminescence and photon cross-correlation measurements of charged (bi) exciton states in a quantum dot (QD). Compared with numerical simulations, we evalu- ated spin-relaxation rates of QD hole-spins.
9:50 B-3-3 Fermi-level Pinning and NBTI Free of CMOS HfO; By Pre-CF ₄ Plasma Passivation H. H. Chiu, C. S. Lai and J. C. Wang, Chang Gung Univ. (Taiwan) Advanced performance and reliability were achieved with a zero-IL CMOS by CF4 plasma pre-treatment. A new physical model of interfacial reaction suppression and F re-incorporation were presented to explain FLP free and turn-around NBTI phenomenon.	9:50 C-3-3 Drive Current Improvement in Si Tunnel Field Effect Transistors by means of Silicide Engineer- ing D. Leonelli ^{1,2} , A. Vandooren ¹ , R. Rooyackers ¹ , A. S. Verhulst ¹ , S. De Gendt ⁻² , M. M. Heyns ^{1,2} and G. Groeseneken ^{1,2} , ¹ /IMEC and ³ Katholieke Univ. Leu- ven (Belgium) We present a novel Si Multiple Gate Tunneling Field Effect Transistor (MuGTFET) with high-k gate dielectric and metal gate with enhanced elec- tric field by silicide encroachment. The pTFET de- vice exhibits a record on-state current of 7µA/µm at VDD of -0.9V and high I _{0N} /I _{0FF} ratio. Temperature measurements and TCAD simulations confirm the presence of multiple transport mechanisms which explain the degradation of the subthreshold swing.	9:30 D-3-3 Epitaxial-Lateral-Overgrowth of Gallium Ni- tride for Embedding the Micro-Mirror Array H. M. Ku', C. Y. Huang ¹² , C. Z. Liao ² and S. Chao ¹ , ¹ National Tsing Hua Univ. and ² Indus. Tech. Res. Inst. (Taiwan) We showed the effect of temperature and pressure on the ELOG process for embedding a MMA in GaN. We demonstrated that nearly double the wall- plug efficiency can be obtained for the MQW-LED with the MMA structure.		9:45 F-3-3 Single-Photon Detection by Individual Dopants and the Effect of Channel Shape in SOI-FET A. Udhiarto ¹ , D. Moraru ¹ , R. Nakamura ¹ , S. Miki ¹ , T. Mizuno ¹ , V. Mizeikis ² and M. Tabe ¹ , ¹ Univ. of Shizuoka and ² Univ. of Shizuoka (Japan) We demonstrated single-photon detection by indi- vidual dopants in SOI-FET based on trapping and de-trapping of single photo-generated electrons. We show that detection sensitivity can be controlled by channel shape.
10:10 B-3-4 Enhanced Electrical Uniformity and Breakdown of Multi-Step Deposited and Annealed HfSiO- Insight by Scanning Tunneling Microscopy K. S. Yew ¹ , D. S. Ang ¹ , K. L. Pey ¹ , G. Bersuker ² , P. S. Lysaght ² and D. Heh ² , ¹ Nanyang Tech. Univ. and ² SEMATECH (Singapore) Grain-boundaries in crystallized high-k film have been shown to induce higher voltage loading on underlying IL, therefore accelerating stack break- down. Through STM characterization, we show directly multi-step deposition and annealing process improve electrical and breakdown performance of high-k film.	10:10 C-3-4 Metal Schottky S/D Technology of Ultra Thin SOTB (Silicon on Thin Box) MOSFET A. Shima, N. Sugii, N. Mise, D. Hisamoto, K. Takeda and K. Torii, Hitachi, Ltd. (Japan) We reports a novel approach to decrease the para- sitic resistance in UT-SOI MOSFET utilizing metal Schottky raised-S/D. Selectively deposited NiSi2 with dopant segregation fabricated by laser spike annealing lowered effective SBH and the contact resistance.	9:45 D-3-4 High performance GaN-based light emitting diodes grown on 4-inch Si (111) Y. Zhu, A. Watanabe, L. Lu, Z. Chen and T. Egawa, Nagoya Inst. of Tech. (Japan) GaN-based LEDs grown on 4-inch Si (111) sub- strate by MOCVD have been demonstrated. The light output power can be improved by increasing the thickness of n-GaN with the maximum value of 1.7 mW.	10:10 E-3-4 Atomistic Design of Guiding Principles for High Quality MONOS Memories-First Principles Study of H and O Incorporation Effects for N Vacancies in SiN Charge Trap Layers- K. Yamaguchi, A. Otake and K. Shiraishi, Univ. of Tsukuba (Japan) We found N vacancies in SiN layer are suitable charge traps for MONOS-type memory based on first principles calculations. N vacancy maintains its high P/E endurance characteristics even when H and O atoms are incorporated.	10:00 F-3-4 Spin Resonant Tunneling through Quantum Dots with Engineered g-factors S. M. Huang ^{1,*} , Y. Tokura ^{1,*} , H. Akimoto ¹ , K. Kono ¹ , J. J. Lin ² , S. Tarucha ^{4,*} and K. Ono ^{1,4} , ¹ Low tem- perature physics lab., RIKEN, ² Inst. of Physics, Na- tional Chiao Tung Univ., ¹ NTT basic research lab., NTT, ⁴ Quantum spin information project, ICORP- JST and ³ Univ. of Tokyo (Japan) We investigate the resonance tunneling through double quantum dots with different g-factors. We found that it is suppressed even though one of the Zeeman sublevels is a aligned. The level broadening effect releases the suppression.
	 B-3: High-k Gate Stack (Area 1) (9:00-10:30) Chairs: T. Nabatame (NIMS) K. Shiraishi (Univ. of Tsukuba) 9:00 B-3-1 (Invited) Atomic mechanism of Flat band voltage shifts by Oxide dipole Layers in High K-Metal Gate Stacks J. Robertson and L. Lin, Cambridge Univ. (UK) The atomic mechanism of the flat band voltage shifts by oxide capping layers is obtained from ab-initio calculations. It is due to the group elec- tronegativity effect, and change of screening at the dielectric interface. 9:50 B-3-3 Fermi-level Pinning and NBTI Free of CMOS HfO, By Pre-CF, Plasma Passivation H. H. Chiu, C. S. Lai and J. C. Wang, Chang Gung Univ. (Taiwan) Advanced performance and reliability were achieved with a zero-IL CMOS by CF4 plasma pre-treatment. A new physical model of interfacial reaction suppression and F re-incorporation were presented to explain FLP free and turn-around NBTI phenomenon. 10:10 B-3-4 Enhanced Electrical Uniformity and Breakdown of Multi-Step Deposited and Annealed HfSiO- Insight by Scanning Tunneling Microscopy K. S. Yew', D. S. Ang', K. L. Pey', G. Bersuker', P. S. Lysaghr' and D. Heh', 'Nanyang Tech. Univ. and 'SEMATECH (Singapore) Grain-boundaries in crystallized high-k film have been shown to induce higher voltage loading on underlying IL, therefore accelerating stack break- down. Through STM characterization, we show directly multi-step deposition and annealing process improve electrical and breakdown performance of 	 B-3: High-k Gate Stack (Area 1) (9:00-10:30) Chairs: T. Nabatame (NIMS) K. Shiraishi (Univ. of Tsukuba) Shoraishi (Un	B-3: High-k Gate Stack (Area 1) (900-10.30) C-3: Tunnel & Schottky-S/D FE1s (Area 2) (900-10.30) D-3: Gan LED (Area 7) (900-10.30) Chairs T. Nakanane (NINS) K. Shrinahi (Umir of Tstubih) Chairs T. Nakanane (NINS) K. Shrinahi (Umir of Tstubih) D-3: Gan LED (Area 7) (900-10.30) 9-00 B-31 (Ganiba Corp.) T. Hoe (Remeas Electronics Corp.) D-3: Gan LED (Area 7) (900-10.30) 9-00 B-31 (Ganiba Corp.) The proper views recent advancements in tur- frease with recharding to the Link and view of the advancements in tur- frease with recharding to the Link and view of the advancements in tur- frease with recharding to the Link and view of the advancements in tur- frease with the advance of screening at the delectric interface. 9-00 D-3: The proper views recent advancements in tur- frease with the advance of screening at the delectric interface. 9-00 D-3: The proper views recent advancements in tur- frease with the advance of screening at the frease with the advance of screening at the delectric interface. 9-00 D-3: The proper views recent advancements in tur- frease with the advance of screening at the frease with the advance of screening at the the conventional LED. The may appear views recent advancement in fight output of Vertical CaN-Based interment advancement in the better carrier confinement from the the first trains on the screening is proposed and evaluate mether of the screening is proposed and evaluate the first screene is a Roughered GaO. Streenen is a The advancement in the better carrier confinement from the train advancement in the better carrier confinement from the the first screene is a Roughered GaO. Streenen is a train the train is the train the screene is a recense is a reconscreene is a recense is a recense is a recense is a re	3:3: Transf & Schottky-SUP FTV (Arca) 3

4F 243	4F 244	4F 245	415.246	AE 333	
		4F 243	4F 246	2F 222	2F 223
(Area 5) (9:0	0:00-10:30)	(9:00-10:30) Chairs: K. Maezawa (Univ. of Toyama)	(Area 13)	K-3: Compound Power Semiconductor Devices (Area 14) (9:00-10:30) Chairs: P. Mawby (Univ. of Warwick) I. Omura (Kyushu Inst. of Tech.)	L-3: Nano Structures and Devices (Area 11) (9:00-10:30) Chairs: M. Sasaki (Toyota Technological Inst.) S. Sasaki (OMRON Corp.)
A Practical Modeling Solution for Nanodevices with Strain Engineering Gd, D. Chen, R. Lee, U. C. Liu, M. Yeh, B. Huang, M. F. Wang, G. S. Lin, M. K. Tsai, J. H. Lai and C. S. Yeh, UMC (Taiwan) A compact model solution for layout-dependent effects in advanced CMOS technologies with strain engineering is proposed. Without modeling these effects, the pre-layout and post-layout simulations may have more than 10% difference in device be- haviors.	rack-Free Epitaxial ZnO film on Si(111) with d ₂ O ₃ (Ga ₂ O ₃) buffer layer. <i>H. Lin¹⁻², W. R. Lin^{1,2}, C. C. Kuo¹, C. H. Hsu^{2,1}</i> , <i>7. F Hsieh^{1,3}, M. Hong⁴ and J. Kwo⁶, ¹National hiao Tung Univ., ¹National Synchrotron Radiation esearch Center, ³National Cheng Kung Univ. and Vational Tsing Hua Univ. (Taiwan)</i>	9:00 I-3-1 (Invited) Terahertz Oscillating InGaAs/AIAs Resonant Tunneling Diodes S. Suzuki and M. Asada, Tokyo Tech (Japan) We report on our recent results of terahertz oscilla- tors using resonant tunnelling diodes. The charac- teristics of oscillation frequency, output power, and frequency change with bias voltage and frequency modulation utilizing this property are discussed.		9:00 K-3-1 (Invited) Recent Progress in High Voltage MOS-gated Power Transistors in GaN <i>T. P. Chow, Rensselaer Polytechnic Institute</i> (U.S.A.) We review the progress in the development of high- voltage MOS-gated power switching FETs in GaN. We present the advantages and disadvantages of various device structures explored. We also discuss technology and reliability issues as well as future trend of GaN vs. SiC for power electronics.	9:00 L-3-1 (Invited) Applications of Nanotechnology in Biomedical Micro/Nano Devices G. J. Wang, National Chung Hsing Univ. (Taiwan) Nanobiotechnology is the branch of nanotech- nology that has biological and biochemical ap- plications. In this presentation, fabrications of biomedical micro/nano devices such as the orderly nanostructured PLGA scaffold, nano-patterned mi- crovessel scaffold, high aspect ratio alumina-metal coaxial nanorod and nanotube, and high sensitive 3D nanobiosensor using the anodic aluminum oxide templates are introduced.
Analysis of Within-Die and Die-to-Die CMOS- Process Variation With Reconfigurable Ring- Oscillator Arrays Y. H. T. Ansari, W. Imafuku, A. Kawabata, M. Yasuda, T. Koide and H. J. Mattausch, Hiroshima Univ. (Ja- pan) rocess variations for 180nm CMOS technology in dye	ptical properties of ZnO/Au core/shell nano- ps H. Ko and J. S. Yu, Kyung Hee Univ. (Korea) /e fabricated the Au/ZnO core/shell nano-tips VTs) by hydrothermal method and thermal evapo- tion because the Au has excellent stability for acid ye solution in ZnO based dye sensitized solar cells	by Surface Reconstruction Controlled Epitaxy A. Kadoda, T. Iwasugi, K. Nakatani, K. Nakayama, M. Mori and K. Maezawa, Univ. of Toyama (Japan) Al ₂ O ₂ /InSb MOS diodes were fabricated on a Si (111) substrate. Owing to the novel growth tech-	tric Properties of Graphene Nanoribbons W. Huang and G. Liang, National Univ. of Singa- pore (Singapore) We have studied the thermoelectric properties of GNRs. We find that chirality plays an important role on thermoelectric properties of GNR, and the	9:30 K-3-2 (Invited) Progress in SiC Power Semiconductor Devices T. Shinohe, Toshiba Corp. (Japan) Silicon carbide (SiC) power semiconductor devices are regarded as the next generation high perfor- mance power devices that realize high efficient compact power converters in the various applica- tion fields. This presentation shows the current development status of SiC power semiconductor devices and their applications.	9:30 L-3-2 Development of Nanoscale Patterning Method of Self-Assembled Monolayer using Photothermal Desorption in Near-field Y. Yamamoto, Y. Taguchi and Y. Nagasaka, Keio Univ. (Japan) We have proposed a novel patterning method of self-assembled monolayer (SAM) in nanoscale us- ing near-field photothermal desorption. This paper reports the patterning principle and the validity of the proposed method.
Large Scale Test Circuits for Systematic Evaluation of Variability and Noise of MOSFETs' Control Electrical Characteristics T. K. Y. Kumagai, K. Abe, T. Fujisawa, S. Watabe, R. We Kuroda, N. Miyamoto, T. Suwa, A. Teramoto, S. Sugawa and T. Ohmi, Tohoku Univ. (Japan) Test circuits that statistically and systematically rect	onductance of Zinc Oxide Nanocontacts Stud- d by In Situ Transmission Electron Microscopy Kase and T. Kizuka, Univ. of Tsukuba (Japan) /e investigated the relationship the structure and neasured I-V characteristic of ZnO NCs by in situ EM. The results show that the ZnO NC not has ctification property but liner relation showed by V curve.	GaAs Gate Stack B. S. Ong ¹ , K. L. Pey ¹ , C. Y. Ong ¹ , C. S. Tan ¹ , C. L. Gan ¹ , H. Cai ¹ , D. A. Antoniadis ² and E. Fitzgerald ² ,	Graphene Nanoribbon FETs H. Hosokawa, H. Ando and H. Tsuchiya, Kobe Univ. (Apam) Graphene is expected as a new channel material for FETs. In this paper, we have performed a com- parative study on performance potentials between bilayer graphene- and graphene nanoribbon-FETs based on a first-principles approach.	10:00 K-3-3 Effects of surface and crystalline defects on re- verse characteristics of 4H-SiC JBS diodes <i>T. Katsuno¹, Y. Watanabe, H. Fujiwara², M. Koni-</i> <i>shi, T. Yamamoto² and T. Endo, Toyota Central</i> <i>R&D Labs., Inc., ²Toyota Motor Corp. and ³DENSO</i> <i>Corp. (Japan)</i> God relations between the reverse characteristics of 4H-SiC JBS diodes and the surface defects were obtained. Micropipe and particle, and carrot-like defect were caused to the low blocking voltage and high leakage current, respectively. Furthermore, the leakage current depended on the threading disloca- tions.	9:45 L-3-3 Positional control of crystal grains in silicon thin film utilizing cage shaped protein Y. Tojo ¹ , A. Miura ¹² , I. Yamashita ^{13,4} and Y. Utraoka ¹⁴ , ¹ MAIST, ² National Chiao Tung Univ. ³ Panasonic Corp. and ⁴ CREST (Japan) We propose crystallization method of silicon thin film utilizing cage-shape protein. We performed the selective adsorption of Ni ferritins. The location control of crystal grain was successfully achieved with the optimal size at low temperature.
A 65nm CMOS 400ns Measurement Delay NB- TI-Recovery Sensor by Minimum Assist Circuit <i>T. Matsumoto', H. Makino', K. Kobayashi' and H.</i> <i>Onoderal^{1,1}, Kyoto Univ, ²Kyoto Inst. of Tech. and</i> ³ <i>CREST-JST (Japan)</i> We proposed a NBTI-recovery sensor with 400ns measurement delay which is constructed from a PMOS DUT and two assist NMOSes. It enables high-fidelity NBTI recovery measurement and NBTI recovery follows log t from 400ns. <i>To o</i> these met ing eritic	ig the Structural and Electrical Properties of pitaxial Silicon Nanowires A Moutanabbir', S. Senz ¹ , M. Alexe ¹ , Y. Kim ¹ , R. cholz ² , H. Blumtritt ¹ , C. Wiethoff ³ , T. Nabbefeld ² , J. Meyer zu Heringdorf ² , M. Horn-von Hoegen ² , I. Isheim ¹ and D. N. Seidman ³ , ¹ Max Planck In- itute of Microstructure Physics, ² Univ. Duisburg- ssen and ³ Northwestern Univ. (Germany)	to-Source Voltage for InAlAs/InAs/InGaAs Pseudomorphic High Electron Mobility Transis- tors T. Ando, H. taguchi, K. Uchimura, M. Mochiduki, T. Iida and Y. Takanashi, Tokyo Univ. of Sci. (Japan) InAs-PHEMTs exhibited an ultra-high optical	A. E. Moutaouakil ¹ , H. C. Kang ¹ , H. Handa ¹ , H. Fukidome ^{1,7} , T. Suemitsu ^{1,3} , E. Sano ^{3,3} , M. Suemitsu ^{1,3} and T. Otsuji ^{1,3} , ¹ Tohoku Univ., ² Hok- kaido Univ. and ³ CREST-JST (Japan) We report on the complimentary logic inverter, us- ing two neighboring back-gate epitaxial graphene- on-silicon FETs. The inverting operation was ob- tained at as low VDD bias as 0.1V, with a matched	10:15 K-3-4 High hole current achievement of hydrogen- terminated diamond MOSFETs coated with Poly-tetra-fluoro-ethylene S. Sato, K. Tsuge, T. Tsuno, T. Ono and H. Kawara- da, Waseda Univ. (Japan) We report that a hydrogen-terminated diamond MOSFET coated with PTFE shows high drain cur- rent of -1.2 A/mm and transconductance of 430 mS/ mm; the highest value reported in diamond FETs to date.	10:00 L-3-4 Control of Activation Energy for Electron Trans- port in Two-Dimensional Array of Si Nanodisks <i>M. Igarashi¹, C. H. Huang¹, T. Morie² and S. Samu- kawa¹, 'Iohoku Univ. and ²Kyushu Inst. of Tech. (Japan)</i> The transformation from pulse input signals to decayed analog outputs through 2D array of Si- nanodisks was clearly observed. The activation energy for this transformation in this array could be controlled by changing the nanodisk thickness.

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
A-3: Organic Light Emitting Diodes (Area 10)	B-3: High-k Gate Stack (Area 1)	C-3: Tunnel & Schottky-S/D FETs (Area 3)	D-3: GaN LED (Area 7)	E-3: Flash Memory II (Area 4)	F-3: Spin Manipulation and Photon De- tection (Area 9)
10:00 A-3-5 Maskless Patterning of Vapor-Deposited Photo- sensitive Film and its Application to Organic Light-Emitting Diodes <i>M. Muroyama, W. Saito, S. Yokokura, K. Tanaka</i> <i>and H. Usui, Tokyo Univ. of Agri. and Tech. (Japan)</i> A patterned of emissive layer (EML) of organic light-emitting diode was prepared by coevaporating carbazole acrylate monomer and photoinitiator fol- lowed by UV exposure and rinsing in a solvent. It was found that the patterning process polymerizes the EML and stabilizes the device characteristics and can be repeated to prepare multiple patterns.			Optical Output and Improved Luminescence by employing Exciner Laser Irradiation in contact formation G. H. Wang ¹ , T. Sudhiranjan, T. C. Wong, X. Wang ² , H. Y. Zheng, T. K. Chan ³ , T. Osipowicz and Y. L. Foo ¹ , ¹ Inst. of Materials Res. And Eng., ² Singapore Inst. Of Manufacturing Tech. and ³ National Univ. of Singapore (Singapore) We report the fabrication of laser annealed p contact on GaN for enhanced optical output from LEDs. At an optimal laser fluence, excimer laser irradiation led to contact resistivity reduction, resulting in a lower turn on voltage. LEDs with laser annealed	TOSHIBA Corp. (Japan) we have extracted charge-centroid dynamics during avalanche injection, on the basis of ISPP analysis. We confirmed carriers are trapped near the middle	10:15 F-3-5 Coherent Manipulation and Bi-Directional Po- larization of Nuclear Spins in a Quantum Dot Device <i>R. Takahashi</i> ¹² , <i>K. Kono</i> ¹² , <i>S. Tarucha</i> ^{3,4} and <i>K.</i> Ono ^{3,4} , 'Tokyo Tech, 'RIKEN.' Univ. of Tokyo, 'ICORP-JST and 'CREST-JST (Japan) We introduce an electrically pumped bi-directional dynamic nuclear polarization with using a double quantum dot device. We confirmed that directions of this bi-directional polarization can be switched only source-drain voltage. In double quantum dot devices, this bi-directional polarization appears not depending on device structures and materials.
10:15 A-3-6			contacts further show 2.3 times enhanced electrolu- minescence in the blue light region. 10:15 D-3-6		10:30 F-3-6
Direct Probing of Carrier Behavior in Electro- luminescence IZO/a-NPD/Alq3/LiF/Al Diode by Time-Resolved Optical Second-Harmonic Gen- eration D. Taguchi, L. Zhang, J. Li, T. Manaka and M. Iwa- moto, Tokyo Tech (Japan) By using electric-field-induced optical second-har- monic generation and transient electroluminescence (EL) measurements, we directly probed carrier transient leading to EL in organic light-emitting di- odes. The charging-/discharging-time at multi-layer interface was responsible for EL response time.			Light Emission Enhancement of GaN-Based Photonic Crystal With Ultraviolet AlN/AlGaN Distributed Bragg Reflector C. C. Chen ¹ , J. R. Chen ¹ , Y. C. Yang ² , M. H. Shih ^{1,2} and H. C. Kuo ¹ , ¹ National Chiao Tung Univ. and ² RCAS (Taiwan) We demonstrated two-dimensional photonic crystal band-edge coupling operation with an ultraviolet AlN/AlGaN distributed Bragg reflector (UVDBR). A five-fold enhancement in photoluminescence emission was also achieved at 374 nm wavelength. We also employed the photonic crystal band-edge mode examined with plane-wave expansion (PWE) simulation. 10:30 D-3-7 Light Output Enhancement of Ultraviolet Light Emitting Diodes with Pattern HfO ₂ /SiO ₂ Distrib-		Transmission Characteristics of a Quantum Point Contact for Edge Magnetoplasmons K. Washio', M. Hashisaka', H. Kamata'', K. Mu- raki ² and T. Fujisawa', ¹ Tokyo Tech and ² NTT Basi Res. Labs. (Japan) We investigate transmission characteristics of edge magnetoplasmons at a quantum point contact actin as a beam splitter. The obtained transmission char- acteristics of edge magnetoplasmons are different from conventional tunneling characteristics.
			uted Bragg Reflector B. S. Cheng', C. H. Chiu', M. H. Lo', H. C. Kuo', T. C. Lu', Y. J. Cheng ² and S. C. Wang', 'National Chiao Tung Univ. and ² Academia Sinica (Taiwan) The UVLEDs with pattern DBR structure were fab- ricated via an e-gun evaporation system and ELOG technique. The luminous intensity of this novel structure can be enhanced approximately 75% than the conventional UVLED structure.		
		Coffee Break	x (2F Forum)		

Short Presentation (11:00-12:15)

Short Presentation P-10 (11:00-12:15) Chairs: E. Itoh (Shinshu Univ.) S. Naka (Univ. of Toyama) Short Presentation P-1 (11:00-12:15) Chairs: Y. Hayami (Fujitsu semiconductor Ltd.) S. Tsujikawa (Sony Corp.) Short Presentation P-3 (11:00-12:15) Chairs: Y. Nishida (Renesas Electronics Corp.) F. Boeuf (ST Microelectronics) Short Presentation P-7 (11:00-12:15) Chairs: J. Fujikata (NEC Corp.) M. Tokushima (AIST) Short Presentation P-4 (11:00-12:15) Chairs: M. Moniwa (Renesas Electronics Corp.) T. Eshita (Fujitsu Semiconductor Ltd.) Short Presentation P-9 and P-12 (11:00-12:15) Chairs: K. Ono (RIKEN) Y. Uraoka (NAIST) K. Yagami (Sony Corp.) M. Oogane (Tohoku Univ.)

12:15-13:15 Lunch

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
G-3: Modeling, Variation and Reliability (Area 5)	H-3: Oxides and Nanowires (Area 8)	I-3: III-V Device Technologies (Area 6)	J-3: Graphene Photonics and Electronics (Area 13)	K-3: Compound Power Semiconductor Devices (Area 14)	L-3: Nano Structures and Devices (Area 11)
10:30 G-3-5 Prediction of Circuit Degradation with Transient BT1 and HC Simulations D. Hagishima, T. Ishihara, K. Matsuzawa and K. Masuda, Toshiba Corp. (Japan) We have developed the circuit simulation coupled with dynamic transistor degradations. Our simu- lation predicts the circuit characteristics more precisely than the conventional methods by self- consistent calculations between circuit and reliabil- ity simulations.	10:00 H-3-5 Growth and Characterization of GaAsP Nano- wires on GaAs(111)B Substrate by Selective- Area Metal Organic Vapor Phase Epitaxy S. Fujisawa, T. Sato, S. Hara, J. Motohisa, K. Hiruma and T. Fukui, Hokkaido Univ. (Japan) To form vertical one-dimensional heterostructure, we fabricated GaAsP nanowires on GaAs(111) B substrates by using selective-area MOVPE. By analyzing the growth conditions, we succeeded in forming nanowire array with good crystal quality.	10:15 I-3-5 Defect-free GaAs/AlGaAs Heterostucture Etch- ing Process by Chlorine/Argon Mixed Gas Neu- tral Beam X. Y. Wang ^{1,3} , C. H. Huang ^{1,3} , Y. Ohno ^{1,3} , M. Igarashi ^{1,3} , A. Murayama ^{3,3} and S. Samukawa ^{1,3} , 'Tohoku Univ., 'Hokkaido Univ. and 'CREST-JST (Japan) Using chlorine/argon mixed gas neutral beam, we developed a dry etching process for fabricating GaAs/Al _{0,3} Ga _{0,3} As heterostructure with character- istics of defect-free, etching selectivity of GaAs/ Al _{0,3} Ga _{0,3} As closes to 1, atomically smooth etched surface, and vertical etch profile.	10:15 J-3-5 Study of Hot Carriers in Optically Pumped Gra- phene A. Satou ^{1,3} , T. Otsuji ^{1,3} and V. Ryzhit ^{2,3} , ¹ Tohoku Univ, ² Univ. of Aizu and ³ Japan Science and Tech- nology Agency (Japan) We studied theoretically hot carriers in optically pumped graphene which can be utilized as THz laser. We showed that the population inversion is possible with sufficiently strong pumping.		10:15 L-3-5 Optical Characteristics of Two-dimensional Ar ray of Si Nano-disks Fabricated by Defect-free Neutral Beam Etching with Bio-template C. H. Huang ^{1,4} , M. Igarashi ^{1,4} , M. F. Budiman ¹ , R. Oshima ^{2,4} , I. Yamashita ^{3,4} , Y. Okada ^{2,4} and S. Samukava ^{1,4} , ¹ Tohoku Univ., ² Univ. of Tokyo, ³ NAIST and ¹ CREST (Japan) We created a 2D Si-ND array with a high-density and well-ordered arrangement using bio-template. The Eg and PL emission peaks can be easily con- trolled by changing the ND thickness.
	10:15 H-3-6 Fabrication of Rectifying Pt/TiO ₄ /Pt by RF- Magnetron Sputtering N. Zhong ^{1,2} , H. Shima ^{1,2} and H. Akinaga ^{1,2} , ¹ AIST and ² CREST-JST (Japan) Rectifying Pt/TiO ₄ /Pt was prepared by RF-magne- tron sputtering. An Ohmic contact is always found at BE/TiO ₅ interface due to the intrinsic-dead layer. I-V characteristic of Pt/TiO ₄ /Pt depends on the TiO ₄ /TE interface. Devices with TiO ₄ layer pre- pared closing to the oxide mode exhibit rectifying properties. By optimize post annealing treatment process, the rectifying ratio at ±1.0V increases from 20 to 4×10 ³ .				

Coffee Break (2F Forum)

Short Presentation (11:00-12:15)

Short Presentation P-5 (11:00-12:15) Chairs: S. Sugawa (Tohoku Univ.) T. Koide (Hiroshima Univ.) Short Presentation P-2 and P-8 (11:00-12:15) Chairs: Y. Hayashi (Renesas Electronics Corp.) N. Nakano (Keio Univ.) A. Yamada (Tokyo Tech) H. Hibino (NTT Basic Res. Labs.) Short Presentation P-6 (11:00-12:15) Chairs: T. Hashizume (Hokkaido Univ.) S. Tanaka (Shibaura Inst. Tech.) Short Presentation P-13 (11:00-12:15) Chairs: J. Motohisa (Hokkaido Univ.) S. Uno (Nagoya Univ.) Short Presentation P-14 (11:00-12:15) Chairs: K. Ohdaira (JAIST) K. Nishioka (Univ. of Miyazaki) Short Presentation P-11 (11:00-12:15) Chairs: Y. Taguchi (Keio University) I. Yamashita (NAIST)

12:15-13:15 Lunch

Thursday Sontombor 23

1F 211	1F 212	1F 213	eptember 23 2F 221	4F 241	4F 242
A-4: Organic Memory and Related Mate-		C-4: Tr & SRAM Variabilities (Area 3)	D-4: Photonic Crystal Devices (Area 7)	FF 2+1 E-4: Flash Memory Ⅲ (Area 4)	F-4: Quantum Dots (Area 9)
als (Area 10) 5:10-16:25) hairs: K. Kato (Niigata Univ.) S. H. Su (I-Shou Univ.)	(15:10-16:20) Chairs: J. Yugami (Renesas Electronics Corp.) S. Tsujikawa (Sony Corp.)	(15:10-16:25) Chairs: T. Tanaka (Fujitsu Semiconductor Ltd.) F. L. Yang (National Nano Device Labs.)	(15:10-16:25) Chairs: M. Tokushima (AIST) N. lizuka (Toshiba Corp.)	(15:10-16:10) Chairs: Y. C. Chen (Macronix International Co., Ltd.) T. Endoh (Tohoku University)	(15:10-16:25) Chairs: T. Fujisawa (Tokyo Tech.) A. Dzurak (Univ. of New South Wales)
5:10 A-4-1 (Invited) Iolecular Memory Nano-interfaced with Or- nic Molecules . Lee' and M. H. Jung ² , ¹ SungKyunkwan Univ. d ² Electronics and Telecommunications Res. Inst. (area) or the demonstration of new concept of organic novolatile memory devices, herein we report an FET memory devices herein we report an FET memory device built on a silicon wafer d based on films of pentacene and a SiO2 gate sulator that are separated by push-pull organic olecules (PPOMs) acting as a gate dielectric. We ke to briefly report the design motif and synthesis FPOMs.	15:10 B-4-1 (Invited) High-k/Metal Gate Technology toward 14nm generation <i>M. Takayanagi, Toshiba America Electronic Com-</i> <i>ponents, Inc. (USA)</i> High-k/metal gate technology for current node is reviewed. In addition, remaining challenges and perspective to future node toward 14nm generation is discussed in this paper.	15:10 C-4-1 Effective Suppression of Random-Dopant- Induced Characteristic Fluctuation Using Dual Material Gate Technique for 16 nm MOSFET Devices <i>K. F. Lee, Y. Li, C. Y. Yiu and T. T. Khaing, National</i> <i>Chiao Tung Univ. (Taiwan)</i> Threshold voltage (Vth) fluctuation has become a crucial problem for nowadays nano-CMOS devices. The random dopant fluctuation (RDF) has shown as the major source of variation. Suppression of RD- induced Vth fluctuation is urgent for variability of sub-22-nm device technologies. Dual material gate (DMG) was recently proposed to improve device performance.	15:10 D-4-1 (Invited) Information processing and sensing with photo- nic crystal microcavities in SOI <i>P. M. Fauchet, Univ. of Rochester (USA)</i> The optical transmission in 2-D photonic crystal microcavities made in SOI is strongly affected by a small change in the refractive index inside the defect hole. This principle has been used to develop biosensors capable of detecting tiny amounts of biological targets such as a single virus, and electro- optic (E-O) modulators that require only ~1 fl of electrical energy to switch an optical bit.	15:10 E-4-1 Y-disturb Study of Charge-trapping Type Non- volatile Memory Cell for 45nm Generation Node T. F. Ou, C. H. Cheng, W. C. Tzeng, G. D. Lee, S. H. Ku, C. H. Liu, K. W. Liu, N. K. Zous, W. J. Tsai, S. W. Huang, M. S. Chen, W. P. Lu, K. C. Chen and C. Y. Lu, Macronix Intl Co., Ltd. (Taiwan) In 45nm virtual ground array, the disturbance in the width direction is mainly induced by secondary hot electrons. Fine tuning the junction implantations or increasing the program WL bias can effectively improve the disturbance.	15:10 F-4-1 (Invited) Spin-based Quantum Information Processin Silicon A. S. Dzurak, Univ. of New South Wales (Austra We review electron spin qubits in silicon based both dopant atoms and gate-defined quantum d Single-shot readout of an electron spin in Si wa demonstrated using implanted P donors tunnel- coupled to a Si SET. Readout fidelity was > 909 and spin lifetime T1 ~ 6 s. Measure-ments of v splitting and spin filling in Si MOS quan-tum d will also be discussed.
5:40 A-4-2 he dry etching process for patterning P(VDF- eFE) thin film with various conditions . <i>Terashima, J. H. Jeong, C. Kimura and H. Aoki,</i> <i>Isaka Univ. (Japan)</i> <i>ie</i> have used P(VDF-TeFE) thin film for piezo- lectric micro-generator. Increasing the surface rea, the film was etched by dry etching processes. In this study, we changed the dry etching conditions and observed its variation.	15:40 B-4-2 Analytical Approach for Enhancement of nMOSFET Performance with Si:C Source/Drain Formed by Molecular Carbon Ion Implantation and Laser Annealing T. Yamaguchi, Y. Kawasaki, T. Yamashita, N. Miura, M. Mizuo, J. Tsuchimoto, K. Eikyu, K. Maekawa, M. Fujisawa and K. Asai, Renesas Electronics Corp. (Japan) The channel strain induced by Si:C-S/D formed using molecular carbon ion implantation and laser annealing was successfully measured by UV Ra- man spectroscopy. It was also confirmed that the performance of nMOSFETs is effectively improved by strained Si:C-S/D.	15:30 C-4-2 High Temperature Characteristic of Radom Variability of Drain Current in Scaled FETs T. Tsunomura ¹ , A. Kumar ³ , T. Mizutani ³ , A. Nishida ¹ , K. Takeuchi ¹ , S. Inaba ¹ , S. Kamohara ¹ , K. Terada ³ , T. Hiramoto and T. Mogami ¹ , 'MIRAI-Selete, ² Univ. of Tokyo and ³ Hiroshima City Univ. (Japan) High temperature characteristic of random vari- ability of drain current is analyzed. It is clarified that the drain current variability decreases at high temperature. This reduction is mainly due to the current onset component.	sion in 2D photonic crystals T. Asano, J. Upham, Y. Tanaka and S. Noda, Kyoto Univ. (Japan) We propose and demonstrate an application of ul-	15:30 E-4-2 In-Depth Study on Mechanism of the Perfor- mance Improvement by High Temperature Annealing of the Al ₂ O ₃ in a Charge-Trap Type Flash Memory Device J. K. Park', Y. Park', S. K. Lim ² , J. S. Oh ² , M. S. Joo ³ , K. Hong ³ and B. J. Cho ¹ , ¹ KAIST, ² National Nanofab Center and ³ Hynix Semiconductor Inc. (Korea) In TANOS device, enhanced retention property upon high temperature oxygen annealing can be contributed to not suppressing the trap-assisted tun- neling current but changes of the conduction band offset of the crystallized Al2O3.	15:40 F-4-2 Simulation study of charge modulation in coupled quantum dots in silicon T. Kambara ¹ , T. Kodera ^{1,2} , G. Yamahata ¹ , K. Uc da ¹ and S. Oda ^{1,2} , ¹ Tokyo Tech and ² Univ. of Tok (Japan) We have investigated the number of electrons ir DQD by simulation with various applied voltag of the top gate and side gates. With optimum ga bias, a few-electron DQD is formed.
5:55 A-4-3 he influence of the intensity of an electric field properties of P(VDF-TeFE) thin films during e annealing process <i>H. Jeong, D. Terashima, C. Kimura and H. Aoki,</i> <i>saka Univ. (Japan)</i> improve properties of P(VDF-TeFE) thin film, e have carried out the annealing process at a tem- rature higher than melting point with an electric Id. In this study, we have studied the relationship tween the film properties and the intensity of an ectric field on the annealing process.	by stander 3F-OFD. 16:00 B-4.3 Mechanism to Achieve PMOS and NMOS Band Edge Work Function using Low Temperature Tuning Process for Low Power Application C. S. Park', G. Bersuker', T. Ngai', J. Huang', K. H. Lin ² , J. Barnett', J. Price', K. Rader', P. Lysaght', B. Taylor', P. D. Kirsch' and R. Jammy', 'SEMAT- ECH and 'UMC (USA) Band edge work function metal gates for N- and P-MOSFETS, respectively, were achieved at low EOT with excellent gate leakage through the low temperature process flow using WF tuning techniques.	15:50 C-4-3 Device Engineering to Improve SRAM Static Noise Margin J. Luo ¹ , L. Wei ¹ , F. Boeuf ³ , D. Antoniadis ³ , T. Skot- nicki ² and H. S. P. Wong ² , ¹ Stanford Univ., ⁵ STMi- croelectronics and ³ MIT (USA) We examine the impact of device I-V character- istics on SRAM SNM by analyzing the switching trajectories. 12% improvement in both read and write SNM are achieved by decreasing the transis- tor DIBL from 150mV/V to 50mV/V.	15:55 D-4-3 Demonstration of a Silicon photonic Crystal Slab LED with Efficient Electroluminescence S. Nakayama, S. Iwamoto, S. Ishida and Y. Araka- wa, Unix. of Tokyo (Japan) We report the first demonstration of silicon photo- nic crystal (PhC) LEDs. Lateral p-i-n diodes with PhC structures were fabricated and efficient elec- troluminescence was observed from this structure compared to that without PhC patterns.	AL NANOCRYSTAL-BASED AL ₂ O ₃ /SIO ₂ GATE STACK FOR NON-VOLATILE MEMORY	15:55 F-4-3 Preparation of SOI-based Double Quantum Structure Defined by Geometry and Electro- cally <i>M. A. Sulthoni, T. Kodera, K. Uchida and S. Ou</i> <i>Tokyo Tech (Japan)</i> We studied two aspects of the fabrication of sil DQD structure. 3D numerical simulation is use find optimum structure of such device, and fab tion using electron beam lithography is optimiz experimentally.
C10 A-4-4 arrier Transport in Electrical Bistable Device used on Hyperbranched Polymer and Gold anoparticle Composite Thin Films <i>Ichikawai', K. Yasui', M. Ozawa', K. Ödoi' and</i> <i>Fujita', 'Kyushu Univ. and ²Nissan Chemical</i> <i>dus. Ltd. (Japan)</i> rganic electrical bistable devices utilizing hyper- anched polymer and metal nanoparticle com- site has been investigated. It is suggested that e conductivity of this device depends on tunnel rrent, according to the temperature dependency.		16:10 C-4-4 (Late News) Qualitative Differences Between Conduction Band Edge Excitonic States and Electron Tap- ping in (i) SiO ₂ and (ii) Si ₃ N ₄ and Si Oxynitride Alloy Films <i>G. Lucovsky, NC State Univ (USA)</i> Many electron wavefunctions and X-ray absorption spectrocopy are combined to provide sigifucant information about band edge, and O and N vacancy defects.	16:10 D-4-4 Optimized Micro-Cavity and Photonic Crystal in GaN-based Thin-Film Light-Emitting Diodes for Highly Directional Beam Profiles <i>C. F. Lai, C. H. Chao and W. Y. Yeh, Indus. Tech.</i> <i>Res. Inst. (Taiwan)</i> Highly directional far-fields of GaN PhC ultra- thin film LED (uTFLED) have been demonstrated. Output power enhancement of ~3.78x compared to non-PhC uTFLED and highly directional far- field with half intensity angle of ±17°have been achieved.		16:10 F-4-4 Single Electron Transistors (SETs) for Redu Source/Drain Resistance and MOS Current J. E. LEE, W. B. Shim, J. G. Yun, K. C. Kang, J. Lee, H. Shin and B. G. Park, Seoul National U (Korea) Since a Metal-Oxide-Semiconductor (MOS) w developed, the scaling down of devices has be the most effective method for the improvemen device performance. However, as the scaling d of devices reaches sub-micron region, it reveal problems such as the short channel effect and power consumption.

Thursday, September 25								
4F 243	4F 244	4F 245	4F 246	2F 222	2F 223			
(15:10-16:25)	H-4: Carbon Interconnect (Area 2) (15:10-16:20) Chairs: M. Nihei (AIST) M. Matsuura (Renesas Electronics Corp.)	I-4: Silicon Carbide Devices (Area 6) (15:10-16:25) Chairs: R. Hattori (Mitsubishi Electric Corp.) T. Hashizume (Hokkaido Univ.)	J-4: Graphene's Electrical Properties (Area 13) (15:10-16:25) Chairs: K. Machashi (Osaka Univ.) K. Nishiguchi (NTT Basic Res. Labs.)	K-4: Next Generation Solar Cells (Area 14) (15:10-16:25) Chairs: C. A. Kaufmann (Helmhe. Its Zentrum Ber- lin) K. Nishioka (Univ. of Miyazaki)				
90-nm CMOS Technology C. Y. Hsiao, W. B. Y. Wang, T. Y. Su, Y. C. Wu and S. S. H. Hsu, National Tsing Hua Univ. (Taiwan) This paper proposed a distributed amplifier in 90- nm CMOS technology, using the gate-drain trans- former coupling and pattern ground folded layout method to achieve high gain-bandwidth of 137.2	15:10 H-4-1 (Invited) Thermal Transport in Graphene and Few-Layer Graphene: Applications in Thermal Manage- ment and Interconnects A. A. Balandin, Univ. of California, Riverside (USA) In this talk I will review the results of our experi- mental and theoretical investigation of thermal conduction in graphene and few-layer graphene. Graphene applications in interconnects, thermal management and 3D electronics will be discussed.	15:10 I-4-1 (Invited) SiC Power devices – Recent progress and up- coming challenges <i>P. Friedrichs, SiCED Electronics Development</i> <i>GmbH & Co.KG (Germany)</i> The contribution will comment on the role of SiC power semiconductor devices in industrial electron- ics with a focus on high power densities and ef- ficiency. Device concepts with their pro's and cons will be discussed. After an outlook into the future of high voltage components a discussion about short time applications for SiC devices will be given.	15:10 J-4-1 (Invited) DOS Bottleneck for Contact Resistance in Gra- phene FETs K Nagashio, T. Nishimura, K. Kita and A. Toriumi, Univ. of Tokyo (Japan) The contact resistance between graphene and metal is crucially important for achieving potentially high performance of graphene from both physics and practical viewpoints. This paper discusses the metal/graphene contact properties by separating from the intrinsic conduction of graphene.	15:10 K-4-1 Optical and Photoelectrical Characterizations of Wide-gap Nanocrystalline Silicon Layers <i>R. Mentek, B. Gelloz, M. Kawabata and N. Ko-</i> <i>shida, Tokyo Univ. of Agri. And Tech. (Japan)</i> Nanocrystalline silicon fabricated by electrochemi- cal etching is under investigation as a new material for wide-gap solar cells. Interesting properties such as band-gap widening and photo-conduction will be presented during this conference.				
able Bandwidth for Neural Recoding Systems K. Sueishi ¹ , T. Yoshida ¹ , A. Iwata ² , K. Matsushita ³ , M. Hirata ³ and T. Suzuki ¹ , ¹ Hiroshima Univ. ³ A- R-Tech Corp., ³ Osaka Univ. and ⁴ Univ. of Tokyo (Japan) Recently, a brain machine interface (BMI) /brain computer interface (BCI) has been researched in order to restore communication function for the severely disabled people due to amyotrophic lateral sclerosis, spinal injury, brain stroke etc. Especially,	15:40 H-4-2 Plasma Discharge Condition Dependence of the Crystallographic Quality of Networked Nano- graphite Grown by the Photoemission-Assisted Plasma-Enhanced CVD S. Ogawa ^{1,2} , T. Kaga ¹ , Y. Ohtomo ¹ , M. Sato ^{2,3} , M. Nihei ^{2,3} and Y. Takakuwa, ¹ Tohoku Univ., ² CREST- JST and ³ Fujitsu Ltd. (Japan) In the photoemission-assisted plasma CVD, the crystallographic quality of networked graphite is improved with decreasing the plasma voltage. The considerable reasons are the decrease of growth rate, and the decrease of ion collision to the sub- strate.	15:40 I-4-2 Recombination Model at Perimeter of Stacking Faults in 4H-SiC pin Diode with Forward Volt- age Drift K. Nakayama ⁽¹⁾ , Y. Sugawara ¹ , H. Tsuchida ² , C. Kimura ³ and H. Aoki ³ , ¹ The Kansai Electric Power Co., Inc., ² Central Research Inst. Of Electric Power Industry and ³ Osaka Univ. (Japan) The relation between the forward and the reverse recovery characteristics of the pin diode with the forward voltage drift was investigated. The recom- bination model at perimeter of the stacking faults was proposed and it was revealed that the hole life- time of pin diode shortened by the recombination at perimeter of the stacking faults.	15:40 J-4-2 Graphene layers dependent vibrational property of metal-graphene heterostructures S. Entani', S. Sakai', Y. Matsumoto', H. Naramoto', T. Hao', K. Takanashi'' and Y. Maeda'', ¹ JAEA, ² Tohoku Univ. and ³ Kyoto Univ. (Japan) Influence of the formation of graphene with various metals on its vibrational properties was studied by micro-Raman spectroscopy. It was revealed that the interface interactions are dramatically different be- tween single layer and multilayer graphenes, which will provide a clue to comprehensive understanding of graphene-based devices.	15:25 K-4-2 Carrier Transfer Simulation on Si/SiC interface in Quantum Dot Solar Cells S. Hirose, I. Yamashita, R. Nagumo, R. Miura, A. Suzuki, H. Tsuboi, N. Hatakeyama, A. Endou, H. Takaba, M. Kubo and A. Miyamoto, Tohoku Univ. (Japan) In this study, we analyzed the carrier transfer on Si- QD/SiC interface by using the quantum chemical calculation and carrier transfer simulation to ana- lyze the influence of interface defect on conversion efficency.				
Temperature Compensated Nano-Ampere CMOS Current Reference Circuit Using Small Offset Voltage Y. Osaki, T. Hirose, N. Kuroki and M. Numa, Kobe Univ. (Japan) We developed a low-power current reference circuit with little temperature dependence for micro-power LSIs in a 0.35-µm standard CMOS process.	16:00 H-4-3 Carbon Nanothe Growth for Vias and Inter- connects J. Robertson ¹ , C. S. Esconjauregui ¹ , B. C. Bayer ¹ , F. Yan ¹ , G. Zhong ¹ , J. Dijon ² and H. Okuna ² , ¹ Cam- bridge Univ: and ² CEA (UK) We achieve nanotube growth densities of 2E12 to 5E12 cm-2 by particular catalyst pre-treatments, for use in Vias and interconnects, the highest achieved to date.	15:55 I-4-3 Influence of inserting AIN between AISiON and AII-SiC interface for the MIS structure on SiC N. Komatsu, T. Satoh, M. Honjo, T. Futatuki, C. Kimura and H. Aoki, Osaka Univ. (Japan) An interfacial roughness is suppressed by deposi- tion of AIN on SiC. It is half of interfacial rough- ness between SiC and thermal oxide. Electrical property is developed by the crystallization of AIN.	15:55 J-4-3 Observation of bandgap in epitaxial bilayer gra- phene field effect transistors S. Tanabe, Y. Sekine, H. Kageshima, M. Nagase and H. Hibino, NTT Corp. (Japan) Epitaxial bilayer graphene was grown on SiC. Electronic properties of the graphene were studied in a field effect transistor configuration. As a result, bandgap was observed in the transistor.	15:40 K-4-3 Development of Multi-Scale Simulation Method for Dyc-Sensitized Solar Cells Including Effect of Photoelectrode Material Interface <i>M. Onodera, R. Nagumo, R. Miura, A. Suzuki, H.</i> <i>Tsuboi, N. Hatakeyama, A. Endou, H. Takaba, M.</i> <i>Kubo and A. Myamioo, Tohoku Univ. (Japan)</i> Dye-Sensitized Solar Cells (DSSCs) are regarded as next-generation solar cells. We have developed a multi-scale DSSC simulator. We developed the calculation part for the effect of the photoelectrode material interface and improved our DSSC simula- tor.				
16:10 G-4-4 (Late News) Low-voltage Power Supply Regulator for Sub- threshold-operated CMOS Digital LSIs K. Ueno, H. Shimada, T. Asai and Y. Amemiya, Hokkaido Univ. (Japan) Our regulator accepted a battery voltage (1-3.3V) and produced a minimum supply voltage (0.5-1.2V) for operating subthreshold logic circuits at a speed determined by a CR reference, regardless of PVT variations.		16:10 I-4-4 (Late News) Behavior of in-grown Stacking Faults in 4H-SiC Epitaxial Layer Through Annealing Process <i>R. Hattori, K. Hamano, J. Moritani, K. Sato and T.</i> <i>Oomori, Mitsubishi Electric Corp. (Japan)</i> We investigated the behavior of SFs in 4Hn-SiC epi-taxial layer during annealing process with PL topographic imaging inspection. As a conclusion, Single Shockley SFs could be completery recovered by the activation annealing process and other SFs still remain after the process.	16:10 J-4-4 Bridging Growth and Electrical Properties of Single Carbon Nanowall T. Kanda ¹ , H. Mikuni ¹ , K. Yamakawa ² , H. Kondo ¹ , M. Hiramatsu ² , M. Sekine ¹ and M. Hori ¹ , ¹ Nagoya Univ, ² Katagiri Engineering Co., Ltd. and ³ Meijo Univ. (Japan) Carbon nanowalls are two-dimensional carbon nanomaterials consisting of stacked graphene sheets. In this study, we fabricated a single bridging carbon nanowall and measured the electrical prop- erty.	15:55 K-4-4 (Late News) Crystalline Silicon Solar Cells Used with Al and Au Metals <i>T. Sameshima, K. Kogure and M. Hasumi, Tokyo</i> Univ. of Agri. And Tech. (Japan) We propose a simple crystalline silicon solar cell using Al and Au metals to cause an internal built-in potential in silicon because of their difference of the work functions. No PN junction is necessary. We also used 1.5 nm SiO2 layer for surface passiva- tion. Solar cell characteristics were experimentally demonstrated well.				

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
A-4: Organic Memory and Related Materials (Area 10)	B-4: Process Integration (Area 1)	C-4: Tr & SRAM Variabilities (Area 3)	D-4: Photonic Crystal Devices (Area 7)	E-4: Flash Memory III (Area 4)	F-4: Quantum Dots (Area 9)
		Coffee Brea	k (2F Forum)		
A-5: Organic Electronics and Device Physics (Area 10) (16:50-18:05) Chairs: K. Fujita (Kyushu Univ.) H. Usui (Tokyo Univ. of Agri. & Tech.)	B-5: Advanced Gate Dielectrics (Area 1) (16:50-18:10) Chairs: S. Miyazaki (Nagoya Univ.) K. Shiraishi (Univ. of Tsukuba)	C-5: Si Nanowire Technology (Area 3) (16:50-18:10) Chairs: N. Mori (Osaka Univ.) F. L. Yang (National Nano Device Labs.)	D-5: Quantum Dot (Area 7) (16:50-18:05) Chairs: S. Saito (Hitachi, Ltd.) Y. Ishikawa (Univ. of Tokyo)	E-5: Flash Memory IV (Area 4) (16:50-17:30) Chairs: E. Yang (eMemory Technology Inc.) Y. Sasago (Hitachi, Ltd.)	F-5: New Functional MOS Structures (Area 9) (16:50-18:05) Chairs: Y. Takahashi (Hokkaido Univ.) Y. Uraoka (NAIST)
16:50 A-5-1 Surface Manipulation of Precursor Carbazole Dendron Polymer Thin Films by Conducting- AFM Nanolithography A. Baba', R. Oyanagi', T. Mashima', Y. Ohdaira', K. Shinbo', K. Kato', F. Kaneko', G. Jiang' and R. Advincula', 'Niigata Univ. and' Univ. of Houston (Japan) In this study, conducting AFM nanolithography was used to manipulate the surface morphology of carbazole precursor dendron polymer thin films. Bias voltages were locally applied to the sample by using conducting AFM. We have successfully ob- tained the locally cross-linked conju-gated polymer due to the polymerization (Cross-linking) and the doping of the polycarbazole.	16:50 B-5-1 Asymmetric Gate-oxide Thickness Four-termi- nal FinFETs Fabricated using Low-Temperature and Atomically Flat interface Neutral-Beam Oxidation Process A. Wada', K. Endo', M. Masahara' and S. Samu- kawa', 'Tohoku Univ. and 'AIST (Japan) Flexibly Vth-controllable symmetric and asymmet- ric Tox 4T-FinFETs with low-temperature neutral beam oxidation process have been successfully fabricated. These results demonstrate the great potential of NBO process for fabricating three di- mensional 4T-FinFETs.	16:50 C-5-1 Fully Quantum Study of Silicon Devices with Scattering Based on Wigner Monte Carlo Ap- proach S. Koba, R. Aoyagi and H. Tsuchiya, Kobe Univ. (Japan) In this study, we have developed a fully quantum Monte Carlo simulator based on the Wigner trans- port formalism, and discussed quantum and dissipa- tive transport in Si nanoscale devices.	16:50 D-5-1 Light emission from a strongly coupled single quantum dot-photonic crystal nanobeam cavity system <i>R. Ohta, Y. Ota, M. Nomura, N. Kumagai, S. Ishida,</i> <i>S. Iwamoto and Y. Arakawa, Univ. of Tokyo (Japan)</i> InGaAs single quantum dot-photonic crystal nano- beam cavity coupled system is fabricated and clear cavity QED effect is observed for the first time. PL spectra measured at various detunings show the strong coupling signature at 4K.	16:50 E-5-1 Investigation of Threshold Voltage Disturbance Caused by Programmed Adjacent Cell in Virtual Source/Drain NAND Flash Memory Device W. Kim, D. W. Kwon, J. H. Ji, J. H. Lee and B. G. Park, Seoul National Univ. (Korea) In this paper, we investigate and minimize the threshold voltage disturbance caused by pro- grammed adjacent cell in VSD NAND flash memory device, through the device simulation and measurement data of fabricated arch-shape devices.	16:50 F-5-1 Three Dimensional Floating Gate Memory with Multi-layered Nanodot Array Formed by Bio- LBL K. Ohara ¹ , B. Zheng ^{1,2} , M. Uenuma ^{1,2} , I. Yamashita ^{1,2} and Y. Uraoka ^{1,2} , ¹ NAIST and ² CREST- JST (Japan) I proposed the nanodot-type floating gate memories with multi-layered nanodot layers. Multi-layered nanodot arrays were achieved by Bio-Layer-By- Layer (Bio-LBL) method. Enlargement of memory window of memory was observed by stacking nanodot arrays.
17:05 A-5-2 Computational Study of Electronic States around Defects in Organic Semiconductors <i>T. Shimada', M. Ohtomo', T. Yanase' and T. Hase- gawa', 'Hokkaido Univ. and 'Tokyo Univ. (Japan)</i> We evaluated the electronic states around defects in organic semiconductor crystals. It was found that the thermal fluctuation conceals shallow trap levels originating from defects at high temperature but the trap levels suddenly become active at lower temperatures.	17:10 B-5-2 Mobility Degradation and Interface Dipole For- mation in Direct-Contact HfO ₂ /Si MOSFETs N. Miyata, H. Ishii, T. Itatani and T. Yasuda, AIST (Japan) The effects of dipoles induced at direct-contact HfO ₂ /Si interfaces on MOSFTE characteristics was systematically investigated. Mobility degradation was observed in the direct-contact devices, which was attributed to high-k remote scattering rather than the dipole scattering.	17:10 C-5-2 Ultra-Thin (4nm) Gate-All-Around CMOS devices with High-k/Metal for Low Power Multi- media Applications J. L. Huguenin ^{1,2} , S. Monfray ¹ , G. Bidal ¹ , S. De- norme ¹ , P. Perreau ^{1,1} , N. Loubet ¹ , Y. Campidell ¹ , M. P. Samson ^{3,1} , C. Arvet ^{3,1} , K. Benotmane ³ , F. Leverd ¹ , P. Gouraud ¹ , B. Le-Gratite ¹ , C. De-Butet ^{3,1} , L. Pinzelli ¹ , R. Beneyton ¹ , S. Barnola ¹ , T. Morel ¹ , A. Halimaou ¹ , F. Boeu ¹ , G. Ghibaudo ² and T. Skor- nicki ¹ , ³ STMicroelectronics, ² IMEP and ³ CEA-LETI (France) We present the successfull integration of high-k/ metal self-aligned planar Gate-All-Around with channel thickness down to 4mm. Our devices pres- ent state-of-the-art performances and excellent sub- threshold characteristics thanks to its surrounding gate.	17:05 D-5-2 Excited State Bilayer Quantum Dot Lasers at 1.3μm <i>M. A. Majid¹, D. T. D. Childs, H. Shahid, K. Ken-</i> <i>nedy, R. Airey, R. A. Hogg, E. Clarke², P. Spencer</i> <i>and R. Murray, ¹Univ. of Sheffield and ²Imperial</i> <i>College (UK)</i> We report the realization of excited state bilayer QD lasers in the 1.31µm region,offering the opportunity for ultra-high modulation bandwidths. The exten- sion of QD ground-state operating wavelengths to 1.45µm, spans the O and E-band.	17:10 E-5-2 Band Energy Engineered Metal Nanodots Nonvolatile Memory to Achieve Long Retention Characteristics <i>T. Hiraki, Y. Pei, T. Kojima, J. C. Bea, H. Kino, M.</i> <i>Koyanagi and T. Tanaka, Tohoku Univ. (Japan)</i> We investigated band energy engineering of metal nanodots memories. We achieved long retention characteristics with tungsten/cobalt double stacked nanodots memory. This result was based on the difference of work-function between tungsten and cobalt.	17:05 F-5-2 Switching voltage reduction of resistance switch- ing memory using Si/CaF ₂ /CdF ₂ quantum-well structures <i>M. Watanabe, Y. Nakashouji and K. Tsuchiya, Tokyo</i> <i>Tech (Japan)</i> Novel resistance switching diode using Si/CaF2/ CdF2/CaF2/Si double heterostructure tunneling barriers and one quantum-well structure. Resistance switching voltage has been successfully reduced around 1V using doping control of a Si barrier layer, where 2.5 - 4V was required when using non- doped Si barrier layer.
17:20 A-5-3 Preparation of a Hybrid Sensor of Surface Plas- mon Resonance and Quartz Crystal Micorobal- ance by Using Imprinted Grating Structure K. Shinbo, K. Kuroki, Y. Tesuma, Y. Ohdaira, A. Baba, K. Kato and F. Kaneko, Niigata Univ. (Ja- pan) A hybrid sensor of QCM and SPR methods was prepared and its fundamental property was investi- gated. Grating structure of CD-R was imprinted on the QCM electrode, and the QCM and SPR prop- erty were observed simultaneously.	17:30 B-5-3 Robust Ultra-violet (UV) Analysis Technique for Band Diagram Extraction of Al/HfGdO/ SiO ₂ /p-Si Structure with Different HI/Gd Dual- sputtered Ratio P. C. Chou ⁷ , J. C. Wang ¹ , C. S. Lai ¹ , J. Y. Lin ¹ , W. C. Chang ¹ , K. T. Chen ¹ , Y. C. Chung ¹ , Y. H. Lin ¹ , I. T. Wang ¹ , C. I. Wu ² and P. S. Wang ² , 'Chang Gung Univ. and ³ National Taiwan Univ. (Taiwan) In this paper, we for the first time extract the energy band structure of HfGdO gate dielectric layer by using U-V analysis techniques. We successfully obtain the parameters such as energy band gap, valence band, electron affinity, Schottky barrier height, and electron effective mass of the HfGdO films.	17:30 C-5-3 Heavily-Doped Poly-Si Gate and Epi-First Source/Drain Extension Technique in Strained Si Nanowire MOSFETs with Reduced Papasitic Resistance Y. Nakabayashi ¹ , M. Saitoh ¹ , T. Ishihara ¹ , T. Nu- mata ¹ , K. Uchida ² and J. Koga ¹ , 'Toshiba Corp. and ² Tokyo Inst. of Tech. (Japan) Parasitic resistance reduction and current drive en-	17:20 D-5-3 A tunnel injection structure for speeding up car- rier dynamics in InAs/GaAs quantum dots using a GaNAs quantum-well injector C. Y. Jin ¹ , S. Ohta, M. Hopkinson ² , O. Kojima ¹ , T. Kita and O. Wada, ¹ Kobe Univ. and ¹ Univ. of Shef- field (Japan) A tunnel injection structure has been employed to speeding up carrier dynamics in InAs/GaAs quantum-dots (QD) with a GaAsN quantum well (QW) as a carrier injector. The carrier capture time from the GaAsN QW to QD ground states has been evaluated by time-resolved photoluminescence.		17:20 F-5-3 Time dependent analysis of the applied voltage operation for ensuring 10-year lifetime with SiN MOSFET noise source device <i>M. Matsumoto, T. Tanamoto, S. Yasuda, R. Ohba</i> and <i>S. Fujita, Toshiba Corp. (Japan)</i> We have theoretically evaluated long-term change in device characteristics of SiN MOSFET from device measurement data on short-term change. It has been found that, to improve the endurance, it is necessary to preclude electron trapping at deep levels by shortening.

Thursday, September 23							
4F 243	4F 244	4F 245	4F 246	2F 222	2F 223		
G-4: Advanced Analog Circuits (Area 5)	H-4: Carbon Interconnect (Area 2)	I-4: Silicon Carbide Devices (Area 6)	J-4: Graphene's Electrical Properties (Area 13)	K-4: Next Generation Solar Cells (Area 14)			
		Coffee Brea	k (2F Forum)				
G-5: Integrated MEMS/Bio Sensors (Area 5 & 11) (16:50-18:05) Chairs: H. Toshiyoshi (Univ. of Tokyo) K. Sawada (Toyohashi Univ. of Tech.)	H-5: Cu/Low-k Integration (Area 2) (16:50-18:00) Chairs: S. Matsumoto (Panasonic Corp.) T. Hasegawa (Sony Corp.)	I-5: Oxide Devices (Area 6) (16:50-17:50) Chairs: S. Sasa (Osaka Inst. of Tech.) T. Hashizume (Hokkaido Univ.)	J-5: Graphene Devices(Area 13) (16:50-18:05) Chairs: K. Ishibashi (RIKEN) S. Sato (AIST)	K-5: Compound Semiconductor Solar Cells (Area 14) (16:50-18:05) Chairs: A. Yamada (Tokyo Tech) T. Minemoto (Ritsumeikan Univ.)			
16:50 G-5-1 (Invited) Integrated CMOS-MEMS Technology and its Application. K. Machida and H. Morimura, ¹ NTT AT and ² NTT Microsystem Integration Laboratories (Japan) The paper describes the integrated CMOS-MEMS technology and its applications. We discuss the features of the technology. MEMS fingerprint sen- sor and Low-voltage RF CMOS-MEMS switch are demonstrated as the applications.	16:50 H-5-1 (Invited) Advanced Organic Polymers for the Aggressive Scaling of Low-k Materials M. Pantouvaki ¹ , L. Zhao ² , C. Huffman ¹ , N. Heylen ¹ , Y. Ono ³ , M. Nakajima ² , K. Nakatani ³ , G. P. Beyer ¹ and M. R. Baklanov ¹ , ¹ IMEC, ² Intel Corp. and ³ Sumitomo Bikelite Co., Ltd. (Belgium) In this paper the scalability of an organic polymer of k-value of 2.2 is studied in single damascene structures with dielectric spacings ranging from 75 to 30 nm, both with and without Cu diffusion barri- ers.	16:50 I-5-1 High-Mobility a-IGZO Thin-Film Transistor Us- ing Ta ₁ O ₅ Gate Dielectric <i>C. J. Chiu, S. P. Chang, C. Y. Lu and S. J. Chang,</i> <i>National Cheng Kung Univ. (Taiwan)</i> In this paper, we have reported the high perfor- mance of an amorphous indium gallium zinc oxide (a-IGZO) thin-film transistor with a high-k dielec- tric layer on a glass substrate.	16:50 J-5-1 Label-Free Immunosensors Based on Aptamer- Modified Graphene Field-Effect Transistors Y. Ohno, K. Maehashi and K. Matsumoto, Osaka Univ. (Japan) Aptamer-modified G-FETs were successfully fab- ricated for label-free immunosensors. IgE aptamers can be immobilized on the graphene surface using linker, which was confirmed by AFM and electrical characteristics. The aptamer-modified G-FETs were electrically detected only target IgE molecules.	16:50 K-5-1 (Invited) Flexible Cu(In,Ga)Se; Thin Film Solar Cells and Challenges for Low Temperature Growth C. A. Kaufmann, R. Caballero, T. Rissom, T. Eisen- barth, T. Unold, R. Klenk and H. W. Schock, Helm- holtz Zentrum Berlin für Materialien und Energie (Germany) Flexible Cu(In,Ga)Se2 (CIGSe) thin film solar cells attract growing interest. Due to light weight, robust- ness and low cost they are expected to increase the range of terrestrial and space applications. The talk focuses on the fabrication of CIGSe at low process temperatures and the challenges related to this ap- proach.			
 17:20 G-5-2 Polarization Analyzing Image Sensor with Monolithically Embedded Polarizer using 65nm CMOS Process S. Shishido, T. Noda, K. Sasagawa, T. Tokuda and J. Ohta, MAIST (Japan) The polarization analyzing sensor is expected to be a solution for analyses of optically active compounds. We designed a polarization analyzing image sensor using 65nm CMOS process. By this sensor, polarization characteristics are successfully measured. 	17:20 H-5-2 DMOTMDS/MTMOS Multi-Stacked SiOCH films for Super-Low-k and Sufficient Modulus Formed by Damage-free Neutral Beam En- hanced CVD T. Sasaki', S. Yasuhara', T. Shimayama', K. Ta- jima', H. Yano', S. Kadomura', M. Yoshimaru', N. Matsunaga' and S. Samukawa', 'Tohoku Univ. and 'STARC (Japan) Multi-stacked film was successfully fabricated by depositing lower k-value and higher modulus layers alternately. By optimizing multi-stacked film, we could obtain a super low-k film with k-value of 1.8 and sufficient modulus of 7Gpa simultaneously.	17:05 1-5-2 ZnO thin film fabricated by plasma assisted atomic layer deposition <i>Y. Kawamura' and Y. Uraoka^{1,2}, ¹NAIST and</i> ² <i>CREST-JST (Japan)</i> In this study, we fabricated ZnO thin-films using plasma-assisted ALD to improve the performance. Excellent properties were obtained. The effects of plasma condition on film properties were also investigated.	17:05 J-5-2 Performance Evaluation of Graphene Nano- ribbon Heterojunction Tunneling Field Effect Transistors with various Source/Drain Doping Concentration and Heterojunction structure H. Da', K. T. Lan', S. K. Chin', G. S. Samudra', Y. C. Yeo' and G. Liang', 'National Univ. of Singapore and 'Institute of High Performance Computing (Singapore) The influence of doping concentration and geo- metrical parameters on the current-voltage charac- teristics of HJ GNR TFETs has been theoretically investigated by performing Dirac NEGF approach. It is shown that ION as well as SS can be enhanced by controlling the doping concentration and geo- metrical parameters.	17:20 K-5-2 First principles calculations of defect formation in In-free photovoltaic semiconductors Cu ₂ Zn- SnS, and Cu ₂ ZnSnSe, <i>T. Maeda, S. Nakamura and T. Wada, Ryukoku</i> Univ. (Japan) We calculate the vacancy formation energy in Cu ₂ ZnSnSe4 (CZTSe), and Cu ₂ ZnSnSe4 (CZTS) by first-principles calculation. We compare the de- fect formation in In-free photovoltaic semiconduc- tors CZTSe and CZTS with that of CuInSe2.			
17:35 G-5-3 Design and Fabrication of Smart All-in-one Chip for Electrochemical Measurement <i>T. Yamazaki^{1,2}, T. Ikeda¹, M. Ishida^{1,3} and K.</i> <i>Sawada^{1,3}, Tayohashi Univ. of Tech., ²HIOKI E.E.</i> <i>E. Corp. and ³JST-CREST (Japan)</i> An electro-chemical sensor chip with a signal input circuit, a potentiostat and sensor electrodes incorporated was designed and fabricated for the first time. Cyclic voltammetry was demonstrated to acquire electrochemical signals using well-studied ferricyanide solution.	17:40 H-5-3 Improvement of Variability and Reliability in Low-k/Cu Interconnects by Selectivity Control in Dry-Etching Process I. Kume, M. Ueki, N. Inoue, J. Kawahara, N. Ikara- shi, N. Furutake, S. Saitoh and Y. Hayashi, Renesas Electronics Corp. (Japan) As dimension of the LSI scales down, precise con- trol of the patterning profile in low-k films becomes a key to keep high reliability and small variability in Cu dual damascene interconnects. Carbon-rich MPS-SiOCH film, along with control of the etching gas, achieved highly selective RIE processes for small variability and high reliability.		17:20 J-5-3 Impact of Surface Treatment of SiO₂/Si Sub- strate on Mechanically Exfoliated Graphene <i>T. Yamashita, J. Fujita, K. Nagashio, T. Nishimura,</i> <i>K. Kita and A. Toriumi, Univ. of Tokyo (Japan)</i> The interaction between graphene and SiO ₂ surface is critical to improve the mobility as well as the size of graphene. We study the effect of O ₂ plasma treat- ment for SiO ₂ surface on the interaction.	17:35 K-5-3 Kinetics of strain relaxation in lattice-mis- matched In,Ga _{1-A} As/GaAs heteroepitaxy T. Sasaki ¹ , H. Suzuki ² , M. Takahasi ² , S. Fujikawa, I. Kamiya ¹ , Y. Ohshita and M. Yamaguchi, ¹ Toyota Tech. Inst. ² Univ. of Miyazaki and ³ JAEA (Japan) In situ X-ray reciprocal space mapping during lattice-mismatched In0.08Ga0.92As/GaAs(001) growth and growth interruption is performed to investigate the extent to which the strain relaxation process is kinetically limited.			

1F 211	1F 212	1F 213	2F 221	4F 241	4F 242
A-5: Organic Electronics and Device Physics (Area 10)	B-5: Advanced Gate Dielectrics (Area 1)	C-5: Si Nanowire Technology (Area 3)	D-5: Quantum Dot (Area 7)	E-5: Flash Memory IV (Area 4)	F-5: New Functional MOS Structures (Area 9)
7:35 A-5-4 (Late News) ionvolatile memory thin film transistors using riple polymeric dielectric layers C. Chen', C. Y. Huang', C. Y. Cheng', H. C. Yu', K. Su' and T. H. Chang', 'National Cheng Kung Iniv. and ² National Taitung Univ. (Taiwan) he nonvolatile memory OTF1s with triple dielec- ic layers have been demonstrated. In our device onfiguration, the memory effect originates from ne charges stored in the interfaces between the ielectric layers and in the -OH groups inside the olymer dielectrics. The transistors have a switch- ble channel current and long retention time.	17:50 B-5-4 Stability origin of metastable higher-k phase HfO ₂ at room temperature Y. Nakajima, K. Kita, T. Nishimura, K. Nagashio and A. Toriumi, Univ. of Tokyo (Japan) The stability origin of the metastable higher-k phase HfO ₂ , and a plausible mechanism of Si-cap PDA to obtain that phase were investigated.	17:50 C-5-4 Low GIDL and Its Physical Origins in Si Nano- wire Transistors K. Zaitsu, M. Saitoh, Y. Nakabayashi, T. Ishihara and T. Numata, Toshiba Corp. (Japan) Gate-induced drain leakage (GIDL) in Si nanowire transistors fabricated on SOI substrates is system- atically studied. GIDL current is drastically reduced in nanowire FETs with the nanowire width of around 10 nm, which realizes extremely small off- current devices.	17:35 D-5-4 (Late News) Stimulated Emission in Silicon Fin Light-Emit- ting Diode S. Saito ^{1,3} , K. Tani ^{1,3} , T. Takahama ¹ , M. Takahashi ¹ , E. Nomoto ¹ , Y. Matsuoka ¹ , J. Yamamoto ^{1,3} , Y. Suwa ¹ , D. Hisamoto ¹ , S. Kimura ¹ , H. Arimoto ^{1,3} , T. Sug- awara ¹ , M. Aoki ¹ , K. Torit ¹ and T. Ialo ^{1,3} , ¹ Hitachi, Ltd., Central Res. Lab., ² Hitachi Advanced Res. Lab. and ³ PECST (Japan) We have proposed a Si fin light-emitting diode to realize multiple quantum wells fabricated by Si technologies. The experimental results demonstrate the excellent transport characteristics and efficient electroluminescence in the infrared regime.		17:35 F-5-4 Strong Stark effect of electroluminescence in thin SOI MOSFETS J. Noborisaka, K. Nishiguchi, Y. Ono, H. Kagesi ma and A. Fujiwara, NTT Corp. (Japan) We report electroluminescence from thin SOI MOSFETs when electrons are injected into a thi SOI layer. We observed a large Stark shift of up approximately 50 meV by applying an electric fr normal to the thin SOI layer. Stark effect indicat that quantum confinement in the Si/SiO2 system plays an important role in light emission.
7:50 A-5-5 (Late News) assivation Effect of Diamond Like Carbon films for Organic Light-Emitting Diodes <i>I. Butou, H. Okada and S. Naka, Univ. of Toyama</i> <i>Japan</i>) We have studied OLEDs with double-layered norganic/ DLC as a passivation films. By adding he MoO3 as passivation layer for reducing plasma lamage, identical durability that compared to the glass encapsulation was observed.			17:50 D-5-5 (Late News) Effects of tunneling barrier width on the electri- cal characteristic in Si-QD LEDs <i>T. Y. Kim¹, N. M. Park¹, C. J. Choi², C. Huh¹, C.</i> <i>G. Ahn¹, G. Y. Sung¹, I. K. You¹ and M. Suemitsu³,</i> ¹ Electronics and Telecommunications Res. Inst., ² Univ. of Chonbuk and ³ Tohoku Univ. (Korea) In this work, we investigated the impacts of ni- tride source on the electrical properties of the Si- QD LEDs. Two nitrogen sources, nitrogen (N2) and ammonia (NH3), have been compared for the PECVD growth of the silicon nitride film, while si- lane (SiH4) has been commonly used as the silicon source.		 17:50 F-5-5 Drive Current Enhancement with Invasive Source in Double Gate Tunneling Field-Effect Transistors Y. Yang, P. F. Guo, G. Q. Han, C. L. Zhan, L. Faa and Y. C. Yeo, National Univ. of Singapore (Sing pore) We studied the dependence of TFET performanc on source design using a 2D TCAD simulation t Use of an invasive source with an optimized sha could be used to realize an increased tunneling region, giving a higher Ion. Applying the invasi source in Ge-source Si-body TFET can further e hance the device performance.

Rump Sessions (18:30-20:00)

Session A (1st Floor) "Will Carbon Create A New ICT Paradigm Beyond The Si Establishments?" Organizer: Y. Mochizuki (NEC) Moderator: A. Toriumi (Univ. of Tokyo), M. Nihei (AIST)

Session B (Basement Floor)

Session B (Jaschielt Floor) "Silicon Solar Cells - Their key technologies and future prospects-" Organizer: T. Fukui, (Hokkaido Univ.) Moderator: A. Yamada (Tokyo Tech), A. Masuda (AIST)

4F 243	4F 244	4F 245	4F 246	2F 222	2F 223
G-5: Integrated MEMS/Bio Sensors (Area 5 & 11)	H-5: Cu/Low-k Integration (Area 2)	I-5: Oxide Devices (Area 6)	J-5: Graphene Devices(Area 13)	K-5: Compound Semiconductor Solar Cells (Area 14)	
17:50 G-5-4 Amperometric Electrochemical Sensor Array for On-Chip Simultaneous Imaging: Circuit and Microelectrode Design Considerations J. Hasegawa, S. Uno and K. Nakazato, Nagoya Univ. (Japan) We introduce amperometric sensor circuit array for rapid and simultaneous electrochemical imaging, and also propose a novel microelectrode structure to reduce the time to reach the steady-state current, which is verified by computer simulation.		17:35 I-5-4 Novel Passivation Layer for Improvement of Reliability In Amorphous Indium Gallium Zine Oxide Thin Film Transistors (TFTs) <i>S. H. Choi, Y. W. Lee, J. Y. Kwon and M. K. Han,</i> <i>Secul National Univ. (Korea)</i> We have proposed and fabricated the a-IGZO TFTs with novel passivation layer consisting of sub-layers with different substrate temperatures. And we have verified that the proposed device could improve bias-illumination stability and enhance the electrical characteristics of a-IGZO TFTs.	 17:35 J-5-4 Graphene based transversal-gated field effect transistor due to band gap modulation S. B. Kumar, T. Fujita and G. Liang, National Univ. of Singapore (Singapore) We explore a transversal-gated-FET in which an asymmetric electrochemical potential is applied. This potential causes a reduction in the band gap of the AGNR, thus resulting in larger current flow across the device. The device performance is improved by introducing vacancies at the top edge. 17:50 J-5-5 (Late News) Effect of Oxidation-induced Tensile Strain on Gate-all-Around Silicon Nanowire Based Single-electron Transistor Fabricated using Optical Lithography Y. Sun², Rusli² and N. Singli², ¹Nanyang Tech. Univ. and² Inst. of Microelectronice (Singapore) Room temperature silicon nanowire-based single electron transistor was fabricated using optical lithography. Coulom boscillation is weakened for SiNWs of shorter length, attributed to the lowering of the tunneling barriers due to reduced oxidation-induced tensile strain. 	17:50 K-5-4 Numerical Analysis of a Solar Cell with a Ten- sile-Strained Ge as a Novel Narrow Band Gap Absorber Y. Hoshima, M. Shimizu, A. Yamada and M. Kona- gai, Tokyo Tech (Japan) The solar cell performances of the InGaAs /tensile- strained Ge/ InGaAs double-hetero structure are numerically demonstrated as a thin, Iow-cost, and lattice-adjustable narrow band gap absorber in fu- ture multijunction solar cells.	

Rump Session (Sanjo Conference Hall)

Rump Sessions (18:30-20:00)

Session A (1st Floor) "Will Carbon Create A New ICT Paradigm Beyond The Si Establishments?" Organizer: Y. Mochizuki (NEC) Moderator: A. Toriumi (Univ. of Tokyo), M. Nihei (AIST)

Session B (Basement Floor) "Silicon Solar Cells -Their key technologies and future prospects-" Organizer: T. Fukui, (Hokkaido Univ.) Moderator: A. Yamada (Tokyo Tech), A. Masuda (AIST)