



## Advance Program Part II

### LATE NEWS PAPERS

**Wednesday, October 7**

#### Oral Session

##### 2F Heisei <Naka> Area 1

17:30 B-2-5L Polarized Raman study of mechanical stress distribution in W/TiN metal gate MOSFETs  
T. Tada<sup>1</sup>, V. Poborchii<sup>1</sup>, T. Matsuki<sup>2</sup>, J. Yugami<sup>2</sup> and T. Kanayama<sup>1</sup>, <sup>1</sup>MIRAI-AIST and <sup>2</sup>Selete (Japan)

17:45 B-2-6L In Situ Si Wafer Surface Temperature Measurement during Flash Lamp Annealing  
Y. Yamada<sup>1</sup>, T. Aoyama<sup>2</sup>, H. Chino<sup>3</sup>, K. Hiraka<sup>3</sup>, J. Ishii<sup>1</sup>, S. Kadoya<sup>3</sup>, S. Kato<sup>2</sup>, H. Kiwama<sup>4</sup>, H. Kondo<sup>4</sup>, T. Kuroiwa<sup>4</sup>, K. Matsuo<sup>4</sup>, T. Owada<sup>5</sup>, T. Shimizu<sup>3</sup> and T. Yokomori<sup>5</sup>, <sup>1</sup>AIST, <sup>2</sup>Semiconductor Leading Edge Tech. Inc., <sup>3</sup>Chino Corp., <sup>4</sup>Dainippon Screen Manufac. Co. Ltd. and <sup>5</sup>Ushio Inc. (Japan)

##### 4F Hirose <Nishi> Area 4

17:50 G-2-6L SONOS-Type Nonvolatile Memory Formed on Epitaxial-Ge Layer on Si Substrate  
J. R. Wu, M. L. Wu, L. L. Chen, Y. S. Lin and Y. H. Wu, *National Tsing Hua Univ. (Taiwan)*

18:05 G-2-7L A 1.2V Operation 2.43 Times Higher Power Efficiency Adaptive Charge Pump Circuit with Optimized  $V_{TH}$  at Each Pump Stage for Ferroelectric (Fe)-NAND Flash Memories  
S. Noda<sup>1</sup>, T. Hatanaka<sup>1</sup>, M. Takahashi<sup>2</sup>, S. Sakai<sup>2</sup> and K. Takeuchi<sup>1</sup>, <sup>1</sup>Univ. of Tokyo and <sup>2</sup>AIST (Japan)

##### 2F Heisei <Nishi> Area 5

18:00 C-2-6L A 14GHz AC-Coupled Clock Distribution using Single LC-VCO and Distributed Phase Interpolators  
K. Niitsu<sup>1</sup>, V. V. Kulkarni<sup>1</sup>, K. Shinmo<sup>2</sup>, H. Ishikuro<sup>1</sup> and T. Kuroda<sup>1</sup>, <sup>1</sup>Keio Univ. and <sup>2</sup>Samsung Electronics Co. Ltd. (Japan)

##### 6F Hagi Area 6

18:00 J-2-7L High-electron-mobility InAs thin layers down to ~ 100 nm obtained by epitaxial lift-off and normal/inverted van der Waals bonding on flexible substrates  
H. Takita, M. Akabori and T. Suzuki, *JAIST (Japan)*

16:30 E-4-3L High Voltage AlGaN/GaN HEMTs Employing Surface Treatment by Deposition and Removal of Silicon Dioxide Layer  
Y. H. Choi, S. J. Kim, Y. S. Kim, M. K. Kim, O. Seok and M. K. Han, *Seoul National Univ. (Korea)*

##### 3F Keyaki Area 8

17:45 E-5-2L Effect of drain bias stress on the stability of nanocrystalline silicon thin film transistor with various channel length  
S. J. Kim, S. G. Park, S. B. Ji and M. K. Han, *Seoul National Univ. (Korea)*

18:00 E-5-3L Multilayer Epitaxial Lateral Overgrowth of Light Emitting Diode with Anisotropically Etched GaN/sapphire Interface.  
M. H. Lo<sup>1</sup>, P. M. Tu<sup>1</sup>, C. H. Wang<sup>1</sup>, H. C. Kuo<sup>1</sup>, S. C. Wang<sup>2</sup>, H. W. Zan<sup>1</sup>, C. Y. Chang<sup>1</sup>, S. C. Hsu<sup>2</sup>, Y. J. Cheng<sup>2</sup> and S. C. Huang<sup>3</sup>, <sup>1</sup>National Chiao Tung Univ., <sup>2</sup>Res. Center for Applied Sci., Academia Sinica and <sup>3</sup>Advanced Optoelectronic Technology Inc. (Taiwan)

18:15 E-5-4L InP Ring-shaped Quantum-dot Molecules Grown by Droplet Molecular Beam Epitaxy  
W. Jeasuwan, P. Boonpeng, S. Panyakeow and S. Ratanathammaphan, *Chulalongkorn Univ. (Thailand)*

##### 6F Aoi Area 9

18:30 K-5-5L Local Measurements of Photothermal Signals on Polycrystalline Silicon Materials by Dual Sampling Method in Atomic Force Microscopy  
K. Hara and T. Takahashi, *Univ. of Tokyo (Japan)*

##### 4F Hirose <Higashi> Area 10

14:00 F-3-4L Highly Reliable Nano-gap Electrodes for Single Molecule Evaluation  
K. Tsutsui, H. Takagi, M. Morita, M. Tokuda, Y. Ito and Y. Wada, *Toyo Univ (Japan)*

14:15 F-3-5L Fabrication of Electrophoretic Display Driven by Membrane Switch Array  
K. Senda<sup>1,2</sup> and H. Usui<sup>2</sup>, <sup>1</sup>Sumitomo Precision Co., Ltd. and <sup>2</sup>Univ. of Tokyo Atricul. & Technol. (Japan)

##### 6F Kaeche Area 11

18:30 I-5-5L Deterioration of mechanical characteristics of micro-cantilevers by plasma induced damage  
M. Tomura, Y. Yoshida, T. Ono, C. H. Huang and S. Samukawa, *Tohoku Univ. (Japan)*

##### 3F Keyaki Area 14

16:45 E-4-4L Substantial Reduction of Power Loss in a 14kVA SiC-Inverter  
S. Nakata, S. Kinouchi, T. Kitamura, H. Sumitani, M. Imaizumi, T. Takami, T. Oi and T. Oomori, *Mitsubishi Electric Corp. (Japan)*

#### 6F Kiri Area 8

17:45 H-2-6L Epitaxy of Graphene on Si substrates toward Three-Dimensional Graphene Devices  
H. Fukidome<sup>1</sup>, Y. Miyamoto<sup>1</sup>, H. Handa<sup>1,2</sup>, R. Takahashi<sup>1</sup>, K. Imaizumi<sup>1</sup> and M. Suemitsu, <sup>1</sup>Tohoku Univ. and <sup>2</sup>CREST-JST (Japan)

18:00 H-2-7L Micro/nanospheres from polysilsequioxane containing UVB-absorbing group  
P. Kidsaneepoiboon and S. P. Wanichwecharungruang, *Chulalongkorn Univ. (Thailand)*

#### 6F Aoi Area 9

17:45 K-2-8L Enhancement of Electroluminescent Refrigeration by Inserting Carrier Blocking Layers  
K. C. Lee and S. T. Yen, *National Chiao Tung Univ. (Taiwan)*

18:00 K-2-9L Nanogap size control by room-temperature annealing  
T. Hayashi and K. Muraki, *NTT Corp. (Japan)*

#### 4F Hirose <Higashi> Area 10

18:00 F-2-8L Electric double layer gate FETs based on silicon  
T. Yanase<sup>1</sup>, T. Shimada<sup>1</sup> and T. Hasegawa<sup>1,2</sup>, <sup>1</sup>Univ. of Tokyo and <sup>2</sup>CREST-JST (Japan)

**Thursday, October 8**

#### POSTER SESSION (10:30-12:00, 2F Heisei <Naka & Nishi>)

##### P-10, Area 10: Organic Materials Science, Device Physics, and Applications

P-10-26L Fabrication of Solution-Processed TIPS-Pentacene TFTs with Poly(4-vinylphenol) Bank Layer by using Ink-Jet Printing  
S. M. Kim<sup>1</sup>, M. J. Kim<sup>1</sup>, S. R. Park<sup>1</sup>, G. S. Ryu<sup>3</sup>, J. S. Park<sup>2</sup> and C. K. Song<sup>1</sup>, <sup>1</sup>Dept. of Electronics Eng., <sup>2</sup>Dept. of Textile Eng. and <sup>3</sup>Media Device Lab., Dong-A Univ. (Korea)

#### Oral Session

##### 2F Heisei <Higashi> Area 1

14:25 A-3-5L Stress variability control by defects suppression of SiGe Source/Drain using novel SiGe epitaxial growth technique  
M. Fukuda, Y. Shimamune, M. Nakamura, K. Tanahashi, T. Miyashita, M. Nishikawa, N. Tamura, T. Mori, Y. Nara and M. Kase, *Fujitsu Microelectronics Ltd. (Japan)*

#### 4F Hirose <Higashi> Area 2

13:15 F-3-1L Effect of Electrode Contacts on Transport in Carbon Nanofiber Interconnects  
H. Yabutani<sup>1</sup>, T. Yamada<sup>1</sup>, T. Saito<sup>2</sup> and C. Y. Yang<sup>1</sup>, <sup>1</sup>Santa Clara Univ. and <sup>2</sup>Hitachi High-Technologies Corp. (U.S.A.)

13:30 F-3-2L Mechanism of electromigration and spontaneous formation of single electron transistors at ultrasmall copper nano-junctions  
S. Sakata<sup>1</sup>, A. Umeno<sup>1</sup>, K. Yoshida<sup>1</sup> and K. Hirakawa<sup>1,2</sup>, <sup>1</sup>Univ. of Tokyo and <sup>2</sup>CREST-JST (Japan)

- I -

#### 3F Keyaki Area 14

17:30 E-5-1L Defect-free Isolation on High-Thermal-Conductivity SOI Substrates for Complementary BiCMOS Technology  
K. Van Wiechelen<sup>1</sup>, P. Ong<sup>1</sup>, A. Moussa<sup>1</sup>, D. Radisic<sup>1</sup>, K. Devriendt<sup>1</sup>, S. Halder<sup>1</sup>, K. Kenis<sup>1</sup>, W. Lee<sup>1</sup>, B. Vandeveldt<sup>1</sup>, C. Soonekindt<sup>1</sup>, S. A. Hadi<sup>1</sup>, T. Smet<sup>1</sup>, S. Van Huylebroeck<sup>1</sup>, S. Decoutere<sup>1</sup>, M. Seacrist<sup>2</sup>, M. Ries<sup>2</sup>, V. Drobny<sup>3</sup> and R. Wise<sup>3</sup>, <sup>1</sup>IMEC, <sup>2</sup>MEMC and <sup>3</sup>Texas Instruments (Belgium)

**Friday, October 9**

#### Oral Session

##### 2F Heisei <Nishi> Area 3

10:20 C-6-5L Separation of Interface and Bulk traps in Advanced High-k Gate Dielectric MOSFETs from a Low-Leakage Charge Pumping Technique  
E. R. Hsieh<sup>1</sup>, Y. H. Chu<sup>1</sup>, G. D. Lee<sup>1</sup>, S. S. Chung<sup>1</sup>, W. M. Lin<sup>2</sup>, C. W. Yang<sup>3</sup>, Y. S. Hsieh<sup>1</sup>, L. W. Cheng<sup>2</sup>, C. T. Tsai<sup>2</sup> and G. H. Ma<sup>2</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>UMC (Taiwan)

##### 2F Heisei <Nishi> Area 3

14:35 C-8-5L Random-Dopant-Induced Static Noise Margin Fluctuation and Suppression in 16-nm-Gate CMOS SRAM Cell  
T. Y. Li<sup>1</sup>, C. H. Hwang<sup>1</sup> and Y. Li<sup>1,2</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>National Nano Device Labs. (Taiwan)

14:50 C-8-6L A Novel Compact-Model of Quasi-Ballistic Nanowire MOSFETs  
K. Natori, *Tokyo Inst. Tech. (Japan)*

#### 6F Kaeche Area 7

16:45 I-9-6L 2 x 2 Thermooptic Silicon Oxynitride Optical Switch Incorporating the Cascaded Multimode Interference Waveguides  
R. W. Chuang<sup>1,2</sup>, M. T. Hsu<sup>1</sup> and Z. L. Liao<sup>1</sup>, <sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>National Nano Device Labs. (Taiwan)

#### 4F Hirose <Nishi> Area 9

17:00 G-9-6L Charge transport in single and few layer graphene devices  
M. F. Craciun<sup>1</sup>, S. Russo<sup>1,2</sup>, M. Yamamoto<sup>1</sup>, J. B. Oostinga<sup>2,3</sup>, A. Morpurgo<sup>3</sup> and S. Tarucha<sup>1,4</sup>, <sup>1</sup>Univ. of Tokyo, <sup>2</sup>Delft Univ. of Tech., <sup>3</sup>Univ. of Geneva and <sup>4</sup>Quantum Spin Information Project, International Cooperative Research Project (Japan)

#### 4F Hirose <Higashi> Area 10

12:00 F-7-6L Characterization of All Printed Single-Wall Carbon Nanotube based Thin-Film Transistor on Plastic Foils using Displacement Current Measurement  
M. Jung<sup>1,2</sup>, K. Jung<sup>2</sup>, S. Y. Lim<sup>2</sup>, K. Lee<sup>1</sup>, A. Leonard<sup>3</sup>, J. M. Tour<sup>3</sup>, Y. Majima<sup>1,4</sup> and G. Cho<sup>1</sup>, <sup>1</sup>National Sunhochun Univ., <sup>2</sup>Paru Co. Ltd., <sup>3</sup>Rice Univ. and <sup>4</sup>Tokyo Institute of Tech. (Korea)

13:45 F-3-3L Evaluation of Ferromagnetic Thin Film Noise Suppressor Applied to On-Chip Transmission Lines  
S. Muroga, Y. Endo, M. Suzuki, T. Inagaki, Y. Mitsuzuka and M. Yamaguchi, *Tohoku Univ. (Japan)*

#### 3F Keyaki Area 3

13:15 E-3-1L A Compact Space and Efficient Drain Current Design for Multi-Pillar Vertical MOSFETs  
K. Sakai and T. Endoh, *Tohoku Univ. (Japan)*

13:30 E-3-2L Exploration of Device Design Space to Meet Circuit Speed Targeting 22nm and Beyond  
L. Wei<sup>1</sup>, F. Boeuf<sup>2</sup>, D. Antoniadis<sup>3</sup>, T. Skotnicki<sup>2</sup> and H. S. Philip Wong<sup>1</sup>, <sup>1</sup>Stanford Univ., <sup>2</sup>STMicroelectronics and <sup>3</sup>Massachusetts Inst. of Tech. (USA)

13:45 E-3-3L Variability-Tolerant CMOS Gates Using Functional MOSFETs with Resistive Switching Devices  
S. Yamamoto and S. Sugahara, *Tokyo Tech. (Japan)*

14:00 E-3-4L Characteristic Sensitivity of Multi-Gate and Multi-Fin MOSFETs to Random Dopant Fluctuation and Implication for Digital Circuits  
H. W. Cheng<sup>1</sup>, C. H. Hwang<sup>1</sup> and Y. Li<sup>1,2</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>National Nano Device Labs. (Taiwan)

#### 6F Kaeche Area 5

17:30 I-5-1L Above-CMOS Inductor for Rapid Prototyping of Mixed-Signal SoCs  
Y. Omiya, K. Kotani and T. Ito, *Tohoku Univ. (Japan)*

17:45 I-5-2L Highly-reliable One-chip Signal Processor LSI for One Angular-rate and Two Acceleration Sensor using Dual DSPs  
H. Iwasawa<sup>1</sup>, M. Matsumoto<sup>1</sup>, T. Nakamura<sup>1</sup>, S. Asano<sup>1</sup>, M. Hayashi<sup>2</sup> and Y. Kobayashi<sup>1</sup>, <sup>1</sup>Hitachi, Ltd. and <sup>2</sup>Hitachi Automotive Systems, Ltd. (Japan)

18:00 I-5-3L A New Differential-amplifier-based Offset-Cancellation Sense Amplifier (DOCSA) for High-speed SRAMs in Scaled-down CMOS Technology  
H. Ikeda, K. Takeda, M. Nomura and Y. Hayashi, *NEC Electronics Corp. (Japan)*

#### 3F Keyaki Area 6

16:00 E-4-1L Monte Carlo Analysis of Optical Pulse Response of Plasmon-Resonant Terahertz Emitter  
K. Kubota<sup>1</sup>, E. Sano<sup>1</sup>, Y. M. Meziani<sup>2</sup> and T. Otsuji<sup>2</sup>, <sup>1</sup>Hokkaido Univ. and <sup>2</sup>Tohoku Univ. (Japan)

16:15 E-4-2L Excellent stability of GaN-on-Si HEMTs with 5 μm gate-drain spacing tested in off-state at a record drain voltage of 200 V and 200°C  
D. Marcon<sup>1,2</sup>, M. Van Hove<sup>1</sup>, D. Visalli<sup>1,2</sup>, J. Derluyn<sup>1</sup>, J. Das<sup>1</sup>, F. Medjoubi<sup>1</sup>, S. Degroote<sup>1</sup>, M. Leys<sup>1</sup>, K. Cheng<sup>1</sup>, R. Mertens, M. Germain<sup>1</sup> and G. Borghs<sup>1,2</sup>, <sup>1</sup>IMEC and <sup>2</sup>Katholieke Universiteit Leuven (Belgium)

#### 4F Hirose <Higashi> Area 10

16:45 F-9-5L Air stable organic semiconductors towards flexible organic field-effect transistors  
W. Takashima, T. Nagase, S. Nagamatsu, T. Moriguchi, T. Okuchi, K. Mizoguchi, S. Hayase and K. Kaneto, *Kyushu Inst. Of Tech. (Japan)*

17:00 F-9-6L Electrical Bistabilities

## UPDATED INFORMATION AND CORRECTION

### Wednesday, October 7

#### Oral Session

##### **2F Heisei <Naka> Area1**

17:00 B-2-4→17:10 B-2-4

New Criteria for Suppressing Extrinsic Defect Generation in Ultra Thin SiON Gate Insulator (EOT<1.4nm) for Advanced CMOSFETs  
S. Shimamoto<sup>1</sup>, H. Kawashima<sup>2</sup>, T. Kikuchi<sup>1</sup>, Y. Yamaguchi<sup>2</sup> and A. Hiraiwa<sup>2</sup>, <sup>1</sup>Hitachi, Ltd. and <sup>2</sup>Renesas Tech. Corp. (Japan)

##### **2F Heisei <Higashi> Area3**

October 8, 16:00 A-4-1→ October 7, 15:40 A-1-7 (Invited)  
The Tunnel Source n-MOSFET: A Novel Asymmetric Device for Low Power Applications  
N. Venkatagirish, A. Tura, R. Jhaveri, H. Y. Chang and J. Woo, UCLA (USA)

### Thursday, October 8

#### Poster Session

##### **6F Aoi Area9**

October 9, 16:45 G-9-5→ October 8, 8:45 P-9-18

Anisotropic Transport in Epitaxial Graphene Transistor on Vicinal SiC Substrate

S. Odaka<sup>1,2</sup>, H. Miyazaki<sup>1,3</sup>, A. Kanda<sup>3,4</sup>, K. Morita<sup>5</sup>, S. Tanaka<sup>5</sup>, Y. Miyata<sup>6</sup>, H. Kataura<sup>6</sup>, K. Tsukagoshi<sup>1,3,6</sup> and Y. Aoyagi<sup>3,7</sup>, <sup>1</sup>NIMS, <sup>2</sup>Tokyo Tech, <sup>3</sup>CREST-JST, <sup>4</sup>Univ. of Tsukuba, <sup>5</sup>Kyushu Univ., <sup>6</sup>AIST and <sup>7</sup>Ritsumeikan Univ. (Japan)

#### Oral Session

##### **2F Heisei <Higashi> Area3**

A-4-2→A-4-1

Multiple-Gate Tunneling Field Effect Transistors with sub-60mV/dec Subthreshold Slope

D. Leonelli<sup>1,2</sup>, A. Vandooren<sup>1</sup>, R. Rooyackers<sup>1</sup>, A. S. Verhulst<sup>1,2</sup>, S. De Gendt<sup>1,2</sup>, M. M. Heyns<sup>1,2</sup> and G. Groeseneken<sup>1,2</sup>, <sup>1</sup>IMEC and <sup>2</sup>Katholieke Univ. Leuven (Belgium)

A-4-3→A-4-2

Novel Source Heterojunction Structures with Relaxed-/Strained-Layers for Quasi-Ballistic CMOS Transistors using Ion Implantation Induced Relaxation Technique of Strained-Substrates

T. Mizuno<sup>1,2</sup>, N. Mizoguchi<sup>1</sup>, K. Tanimoto<sup>1</sup>, T. Yamauchi<sup>1</sup>, T. Tezuka<sup>3</sup> and T. Sameshima<sup>4</sup>, <sup>1</sup>Kanagawa Univ., <sup>2</sup>MIRAINIRC, <sup>3</sup>MIRAI-Toshiba and <sup>4</sup>Tokyo Univ. of Agri. and Tech. (Japan)

### Friday, October 9

#### Oral Session

##### **4F Hirose <Nishi> Area9**

15:30 G-9-1

AFM nanolithography of graphene

L. Weng, L. Zhang, Y. P. Chen, and L. Rokhinson, *Purdue Univ.* (USA)

17:00 G9-6 → 16:45 G-5

Self-Excitation of Terahertz Plasma Oscillations in Optically Pumped Graphene

V. Ryzhii<sup>1,3</sup>, M. Ryzhii<sup>1,3</sup>, A. Satou<sup>1,3</sup>, E. M. Amine<sup>2</sup> and T. Otsuji<sup>2,3</sup>,

<sup>1</sup>Univ. of Aizu, <sup>2</sup>Tohoku Univ. and <sup>3</sup>CREST-JST (Japan)

#### RUMP SESSIONS

##### **Session A (4F Hirose-Higashi)**

Moderator: M. Hane (NEC Corp., Japan)

→ Y. Miyamoto (Tokyo Tech, Japan)

Panelist: S. Okazaki (EUVA)

T. Endoh (Tohoku Univ.)

S. Tanaka (Tohoku Univ.)

T. Kozawa (Osaka Univ.)

T. Uchiyama (NEC Electronics Corp.)

##### **Session B (4F Hirose-Nishi)**

Moderator: M. Ishiko (Toyota Central R&D Labs., Inc, Japan)

→ Y. Yoshida (AIST, Japan)

Panelist: T. Motohiro (Toyota Central R&D Labs. Inc.)

“What We Can Expect from Solar Cells”

S. Sugihara (Shonan Inst. of Tech.)

“Possibility of Practical Solar Car? - Dankichi and Sunflower -”

S. Uchida (RCAST, Univ. of Tokyo)

“Thin, Light-Weight Flexible Dye Sensitized Solar Cells”

S. Yoshioka (Sharp Corp.)

“Solar Cells for Mobile Phones”

#### PROGRAM COMMITTEE

##### [14]Power Electronics

Member: A. Masuda (NAIST)→A. Masuda (AIST)

#### Session Chair

A-3 I. Yamamoto (NEC Corp.)→I. Yamamoto (NEC Electronics Corp.)

B-4 I. Yamamoto (NEC Corp.)→I. Yamamoto (NEC Electronics Corp.)

A-4 Y. Yeo (National University of Singapore)

→H. Wakabayashi (Sony Corp.)

F-5 S. F. Horng (National Tsing Hua Univ.)→K. Kato (Niigata Univ.)

- III -

H-7 N. Iwamuro (Fuji Electric Device Tech. Co.,Ltd.)

→Philip A. Mawby (Univ of Warwick)

E-8 Y. Ohno (Nagoya Univ.)→K. Maehashi (Osaka Univ.)

J-8 M. Niwano (Tohoku Univ.)→A. Hirano (Tohoku Univ.)

P-3 A. Azuma (Toshiba Corp.)

→S. Inumiya (Toshiba America Electronic Components Inc.)

P-3 M. Hane (NEC Electronics America)→H. Wakabayashi (Sony Corp.)

P-7 M. Sugawara (Fujitsu Labs. Ltd.)→H. Yamada (Tohoku Univ.)

P-13 J. Motohisa (Hokkaido Univ.)→K. Ishibashi (RIKEN)

#### Session Time

2F Heisei<Higashi> A-1 13:30-16:00

2F Heisei<Higashi> A-4 16:30-17:10

2F Heisei<Naka> B-2 16:00-18:00

2F Heisei<Naka> C-6 9:00-10:35

2F Heisei<Nishi> C-8 13:15-15:05

2F Heisei<Nishi> C-2 16:00-18:15

3F Sakura E-9 15:30-17:00

3F Sakura P-4 8:45-9:24

4F Hirose<Higashi> F-2 16:00-18:15

4F Hirose<Higashi> F-7 10:45-12:15

4F Hirose<Higashi> P-10 8:45-10:03

4F Hirose<Higashi> F-9 15:30-17:15

2F Heisei<Higashi> P-12 10:00-10:21

4F Hirose<Nishi> G-2 16:00-18:20

6F Kaede I-9 15:30-17:00

6F Hagi J-6 9:00-10:30

6F Hagi J-9 15:30-17:15

6F Aoi K-2 16:00-18:15

6F Aoi K-5 17:30-18:45

6F Aoi K-5 17:30-18:45

6F Aoi P-9 8:45-9:39

#### Session Title

A-1 SOI/GOI and Channel Engineering

→A-1 SOI/GOI and Channel Engineering

A-3 Source/Drain Engineering →A3 Source/Drain Engineering

B-4 HiH-k/Metal Gate I → B-4 High-k/Metal Gate I

B-5 HiH-k/Metal Gate I → B-5 High-k/Metal Gate II

#### Withdrawn

P-4-13

P-12-5

I-8-3

P-8-1

P-10-10

P-9-12

P-1-6

### SSDM 2009 Time Table

Wednesday, October 7											
2F Heisei		2F Heisei <Naka>		2F Heisei <Nishi>		3F Sakura		3F Keyaki		4F Hirose <Higashi>	
10:00-12:00	Opening / SSDM Award / Plenary Session 1										
13:30-16:00		13:30-15:40	Area 1:	13:30-15:40	Area 5:	13:30-15:40	Area 2:	13:30-15:45	Area 10:	13:30-15:20	Area 4:
Area 3:	A-1: SOI/GOI and Channel Engineering	B-1: Characterization	S. Miyazaki (Hiroshima Univ.)	C-1: Interconnect-related Circuits Technology	D-1: 3D Integration	F-1: Organic Photonic Photovoltaic Device & Memory	G-1: DRAM	H-1: SiGe Related Technologies and III-V Nano Structures	I-1: Si Photonics and Photonic Crystals	J-1: GaN FETs and RF Devices	K-1: Single Electron and Quantum Transport
A-2: Variability and RTS	T. Hiramoto (Univ. of Tokyo)	C-2: Power Management and Advanced Mixed-T. Komuro	M. Horie (Chiba Univ.)	M. Horiguchi (IBM Microelectronics)	J. Kodate (NTT)	K. Hamada (Elpida Memory, Inc.)	K. Fujita (Kyushu Univ.)	L. H. Yamada (Tohoku Univ.)	M. Kuzuhara (Univ. of Fukui)	M. Taha (Shizuoka Univ.)	M. Taha (Shizuoka Univ.)
T. Hiramoto (Univ. of Tokyo)	F. Boeuf (STMicroelectronics)	S. Miyazaki (Hiroshima Univ.)									
16:00-18:20		16:00-18:00	Area 1:	16:00-18:15	Area 5:	16:00-18:10	Area 2:	16:00-18:15	Area 8:	16:00-15:45	Area 6:
Area 3:	A-2: Variability and RTS	B-2: Characterization and Process Technology	T. Komuro	C-2: Power Management and Advanced Mixed-T. Komuro	M. Horie (Chiba Univ.)	D-2: RF Device/Process Technology	F-2: Organic Transistor	G-2: Flash Memory I	H-2: Graphen and Nanowires	I-2: III-V High-mobility Semiconductors	K-2: Thinfilm Transistor and Memory
T. Hiramoto (Univ. of Tokyo)	F. Boeuf (STMicroelectronics)	S. Miyazaki (Hiroshima Univ.)									
19:00-21:00	Banquet/Paper Award & Young Researcher Award (Heisei)</										