

Friday, September 21

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)
Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)	Area 7: Photonic Devices and Device Physics
A-7 : Metal Gate-II (9:00-10:30) Chairs: T. Nabatame (ASET) K. Shiraishi (Univ. of Tsukuba)	B-7 : Stress Enhancement Technologies (9:00-10:20) Chairs: F. Boeuf (STMicroelectronics) H. Wakabayashi (Sony Corp.)	C-7 : Interconnects for RF and Mixed Signal Application (9:00-10:30) Chairs: Y. Hayashi (NEC Corp.) M. Matsuura (Renesas Technology Corp.)	D-7 : Nano-Bio Devices I (9:00-10:30) Chairs: T. Nishimoto (Shimadzu Corp.) H. Tabata (Univ. of Tokyo)	E-7 : All-Optical Light Control (9:00-10:30) Chairs: R. Akimoto (AIST) Y. Lee (Hitachi, Ltd.)
9:00 A-7-1 (Invited) Schottky Barrier and Stability of Metal/High-k Interfaces; Theoretical View T. Nakayama, <i>Chiba Univ. (Japan)</i>	9:00 B-7-1 NMOS Current Enhancement and Layout Dependency Improvement by Using Atomic Layer Deposition SIN Spacer H. Nagai, K. Ookoshi, H. Morioka, T. Mori, M. Kojima, Y. Takao, M. Kase and K. Hashimoto, <i>Fujitsu Ltd. (Japan)</i>	9:00 C-7-1 Impacts of Cu/TaN Electrode on the Electrical Properties of Metal-insulator-metal (Ba,Sr)TiO ₃ Thin-film Capacitors W. F. Wu ¹ , K. C. Tsai ^{1,2} , C. G. Chao ² , J. T. Lee ² , W. C. Chang ³ , T. K. Kang ³ , G. S. Jheng ¹ and J. Y. Lin ⁴ , ¹ National Nano Device Labs., ² National Chiao Tung Univ., ³ Feng Chia Univ. and ⁴ National Yunlin Univ. of Sci. and Tec. (Taiwan)	9:00 D-7-1 (Invited) Si based Planer Type Ion-channel Biosensor and Its Applications T. Urisu ^{1,2} , H. Uno ² , T. Asano ² , M. Y. Li ¹ , R. Tero ^{1,2} and K. Ishii ³ , ¹ Inst. for Molecular Sci., ² Graduate Univ. for Advanced Studies and ³ Chubu Univ. (Japan)	9:00 E-7-1 (Invited) GaN-Based High-Speed Intersubband Optical Switches N. Iizuka ¹ , K. Kaneko ¹ , N. Suzuki ¹ , C. Kumtornkittikul ² , T. Shimizu ² , M. Sugiyama ² and Y. Nakano ² , ¹ Toshiba Corp. and ² Univ. of Tokyo (Japan)
9:30 A-7-2 Anomalous positive V _{th} shift in HfAlO _x MOS gate stacks W. Wang ¹ , K. Akiyama ² , W. Mizubayashi ¹ , M. Ikeda ² , H. Ota ¹ , T. Nabatame ² and A. Toriumi ^{1,3} , ¹ MIRAI-ASRC, AIST, ² MIRAI-ASET, AIST and ³ Univ. of Tokyo (Japan)	9:20 B-7-2 In-situ Doped Embedded-SiGe Source/Drain Technique for 32 nm-node pMOSFET H. Okamoto, A. Hokazono, K. Adachi, N. Yasutake, H. Itokawa, S. Okamoto, M. Kondo, H. Tsujii, T. Ishida, N. Aoki, M. Fujiwara, S. Kawanaka, A. Azuma and Y. Toyoshima, <i>Toshiba Corp. (Japan)</i>	9:20 C-7-2 Fully Analytical Modeling of Cu Interconnects Up to 110 GHz J. D. Jin ¹ , S. S. H. Hsu ¹ , T. J. Yeh ² , M. T. Yang ² and S. Liu ² , ¹ National Tsing Hua Univ. and ² Taiwan Semiconductor Manufacturing Company Ltd. (Taiwan)	9:30 D-7-2 An immunosensor based on N-doped multiwalled carbon nanotubes S. A. Contera, H. J. Burch, M. de Planque, K. Voitchovsky and J. F. Ryan, <i>Univ. of Oxford (UK)</i>	9:30 E-7-2 Characterization of Narrow Mesa Width Waveguide for All Optical Switching Device Based on Intersubband Transition in II-VI Based Quantum Wells K. Akita, R. Akimoto, C. Guangwei, T. Hasama and H. Ishikawa, <i>AIST (Japan)</i>

Friday, September 21

Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 10: Organic Materials Science, Device Physics, and Applications		Area 4: Advanced Memory Technology
F-7 : Material Characterization (9:00-10:15) Chairs: K. Kobayashi (Waseda Univ.) T. Iwai (Fujitsu Labs. Ltd.)	G-7 : Emerging Devices (9:00-10:30) Chairs: T. Hashizume (Hokkaido Univ.) R. Hattori (Mitsubishi Electric Corp.)	H-7 : Organic Transistor I (9:00-10:30) Chairs: T. Minakata (Asahi-KASEI Corp.) K. Fujita (Kyushu Univ.)		J-7 : DRAM II (9:00-10:20) Chairs: I. Asano (Elpida Memory, Inc.) M. Moniwa (Renesas Technology Corp.)
9:00 F-7-1 (Invited) In-Situ X-Ray Diffraction during Semiconductor Nanostructure Growth M. Takahashi, <i>JAEA (Japan)</i>	9:00 G-7-1 (Invited) Growth of InAs Channel HEMT Structure on Si substrate and It's Possible Application for Low Power Logic E. Y. Chang, H. Yamaguchi, Y. C. Lin, M. Ueki, Y. Hirayama and C. Y. Chang, <i>National Chiao Tung Univ. (Taiwan)</i>	9:00 H-7-1 (Invited) Jet-pinted Polymer Transistor Display Backplanes R. A. Street, A. C. Arias and J. H. Daniel, <i>Palo Alto Research Center (USA)</i>		9:00 J-7-1 Ru/TiO ₂ /ZrO ₂ /TiN (RIT-TiO ₂ /ZrO ₂) Capacitor Structure for the 50nm DRAM Device and beyond J. S. Lim, K. C. Kim, K. H. Lee, J. H. Choi, Y. S. Tak, W. D. Kim, J. Y. Kim, K. Cho, Y. Kim, J. H. Chung, Y. S. Kim, S. T. Kim and W. Han, <i>Samsung Electronics Co.,Ltd. (Korea)</i>
9:30 F-7-2 <i>In situ</i> Analysis for Initial Formation Process of Gold Nanoparticles in Discharge in Aqueous Solution C. Miron ¹ , M. A. Bratescu ² , T. Ishizaki ¹ , N. Saito ¹ and O. Takai ² , ¹ Nagoya Univ. and ² EcoTopia Sci. Inst. (Japan)	9:30 G-7-2 N-channel MOSFETs with <i>In-situ</i> Silane-Passivated Gallium Arsenide Channel and CMOS-Compatible Palladium-Germanium Contacts H. C. Chin ¹ , M. Zhu ¹ , K. M. Hoe ² , G. S. Samudra ¹ and Y. C. Ye ¹ , ¹ National Univ. of Singapore and ² Inst. of Microelectronics (Singapore)	9:30 H-7-2 Frequency Dependence of Displacement Current and Channel Current in Pentacene Thin-Film Transistors S. Suzuki, Y. Yasutake and Y. Majima, <i>Tokyo Tech. (Japan)</i>		9:20 J-7-2 Electrical Properties of TiO/LaTiO/TiO Stacked Thin Films H. Hara ¹ , M. Tanioku ² , M. Yamato ¹ and T. Kikkawa ¹ , ¹ Hiroshima Univ. and ² Elpida Memory, Inc. (Japan)

Friday, September 21

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)
Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)	Area 7: Photonic Devices and Device Physics
9:50 A-7-3 Effect of Ultra-thin Al ₂ O ₃ Insertion on Fermi-level Pinning at Metal/Ge Interface T. Nishimura, K. Kita and A. Toriumi, <i>Univ. of Tokyo (Japan)</i>	9:40 B-7-3 Principal Guideline of Stress Design for Ion Enhancement in Advanced MOSFET Structure with Dual Stress Liner Technique M. Nishikawa ¹ , H. Nomura ¹ , T. Miyashita ² , M. Kojima ¹ , Y. Takao ¹ and K. Hashimoto ¹ , ¹ Fujitsu Ltd. and ² Fujitsu Labs. Ltd. (Japan)	9:40 C-7-3 A Small Area, 3-Dimensional On-chip Inductors for High-speed Signal Processing under Low Power Supply Voltages K. Hijioka, A. Tanabe, Y. Amamiya and Y. Hayashi, <i>NEC Corp. (Japan)</i>	9:45 D-7-3 Reverse Electroporation with Carbon Nanotubes-loaded Electrode for Highly Efficient Gene Transfer Y. Inoue ¹ , H. Fujimoto ¹ , T. Ogino ² and H. Iwata ¹ , ¹ Kyoto Univ. and ² Yokohama National Univ. (Japan)	9:45 E-7-3 Saturation characteristics simulation of Intersubband absorption for [(CdS/ZnSe/BeTe)/(ZnSe/BeTe)] coupled quantum wells G. W. Cong, R. Akimoto, K. Akita, T. Hasama and H. Ishikawa, <i>AIST (Japan)</i>
10:10 A-7-4 Systematic studies on Fermi level pinning of Hf-based high-k gate stacks K. Shiraiishi ^{1,2} , Y. Akasaka ^{3,1,7} , G. Nakamura ^{3,7} , M. Kadoshima ³ , H. Watanabe ⁴ , K. Ohmori ⁵ , T. Chikyow ⁶ , K. Yamabe ¹ , Y. Nara ³ , Y. Ohji ³ and K. Yamada ⁵ , ¹ Univ. of Tsukuba, ² CREST-JST, ³ SELETE, ⁴ Osaka Univ., ⁵ Waseda Univ., ⁶ NIMS and ⁷ Tokyo Electron Inc. (Japan)	10:00 B-7-4 Study of Stress from Discontinuous SiN Liner for Fully-Silicided Gate Process T. Yamashita ^{1,2} , Y. Nishida ¹ , T. Okagaki ¹ , Y. Miyagawa ¹ , J. Yugami ¹ , H. Oda ¹ , Y. Inoue ¹ and K. Shibahara ² , ¹ Renesas Tech. Corp. and ² Hiroshima Univ. (Japan)	10:00 C-7-4 (Invited) Wiring technology for analog and mixed signal LSIs A. Matsuzawa, <i>Tokyo Tech. (Japan)</i>	10:00 D-7-4 Rapid and High Sensitive Detection of Bacteria Sensor using a Porous Ion Exchange Film K. Miyano ¹ , H. Aoki ¹ , S. Hotta ¹ , N. Fujiwara ² , D. Yano ³ , K. Sano ³ , K. Yamanaka ³ , C. Kimura ¹ and T. Sugino ¹ , ¹ Osaka Univ., ² TRI-Osaka and ³ Organo Corp. (Japan)	10:00 E-7-4 Magneto-Optical (Cd,Mn)Te/(Cd,Zn)Te Quantum Well Waveguide with Broadband Operation Optical Isolator M. C. Debnath, V. Zayets and K. Ando, <i>AIST (Japan)</i>
	10:20 B-7-5 Strained N-channel FinFETs with High-stress Nickel Silicide-Carbon Contacts and Integration with FUSI Metal Gate Technology T. Y. Liow ^{1,2} , R. T. P. Lee ¹ , K. M. Tan ¹ , M. Zhu ¹ , K. M. Hoe ² , G. S. Samudra ¹ , N. Balasubramanian ² and Y. C. Ye ¹ , ¹ National Univ. of Singapore and ² Inst. of Microelectronics (Singapore)		10:15 D-7-5 Ion-Sensitive Field Effect Transistor Based on Silicon and Zinc Oxide for DNA Sensor M. Seki, T. Uno, M. Noguchi and H. Tabata, <i>Univ. of Tokyo (Japan)</i>	10:15 E-7-5 Passive Optical Alignment with High Accuracy for Low-Loss Optical Interposer M. Fujiwara ^{1,2} , S. Terada ¹ , Y. Shirato ¹ , H. Owari ¹ , K. Watanabe ¹ , M. Matsuyama ¹ , K. Takahama ¹ , T. Mori ¹ , K. Miyao ¹ , K. Choki ¹ , T. Fukushima ² , T. Tanaka ² and M. Koyanagi ² , ¹ Sumitomo Bakelite Co., Ltd and ² Tohoku Univ. (Japan)

Friday, September 21

Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 10: Organic Materials Science, Device Physics, and Applications		Area 4: Advanced Memory Technology
9:45 F-7-3 Scanning Surface Hall Potentiometry on Semiconductor Wafers Y. Hidaka, D. Maruyama, J. Uchikoshi, M. Morita and K. Arima, <i>Osaka Univ. (Japan)</i>	9:45 G-7-3 Improved electrical characteristics of Pt/Gd ₂ O ₃ /GaAs MOS capacitors with surface preparation procedures C. C. Cheng ¹ , C. H. Chien ^{1,2} , G. L. Luo ² , C. K. Tseng ¹ , H. C. Chiang ¹ , C. H. Yang ² and C. Y. Chang ¹ , ¹ National Chiao Tung Univ. and ² National Nano Device Labs. (Taiwan)	9:45 H-7-3 Analysis of charge accumulation in pentacene field effect transistor with ferroelectric gate insulator on the basis of Maxwell-Wagner model R. Tamura, S. Yoshita, E. Lim, T. Manaka and M. Iwamoto, <i>Tokyo Tech. (Japan)</i>		9:40 J-7-3 Nitrogen Profile Study for SiON Gate Dielectrics of Advanced DRAM S. Murakawa ^{1,2} , M. Takeuchi ³ , M. Honda ³ , S. Ishizuka ³ , T. Nakanishi ³ , Y. Hirota ³ , T. Sugawara ¹ , Y. Tanaka ¹ , Y. Akasaka ¹ , A. Teramoto ² , S. Sugawa ² and T. Ohmi ² , ¹ Tokyo Electron Ltd., ² Tohoku Univ. and ³ Tokyo Electron AT Ltd. (Japan)
10:00 F-7-4 Investigation of FePt Nano-Dots Fabricated by Self-Assembled Nano-Dot Deposition Method Using X-ray Photoelectron Spectroscopy M. Murugesan ¹ , J. C. Bea ¹ , C. K. Yin ² , H. Nohira ³ , E. Ikenaga ⁴ , T. Hattori ³ , M. Nishijima ² , T. Fukushima ² , T. Tanaka ² , M. Miyao ⁵ and M. Koyanagi ² , ¹ JST, ² Tohoku Univ., ³ Musashi Inst. of Tech., ⁴ JASRI and ⁵ Kyushu Univ. (Japan)	10:00 G-7-4 Performance and Stability of ZnO/ZnMgO Hetero-MIS FETs S. Sasa, T. Hayafuji, M. Kawasaki, K. Koike, M. Yano and M. Inoue, <i>Osaka Inst. of Tech. (Japan)</i>	10:00 H-7-4 An Analytic Current-Voltage Equation for Top-contact OTFTs Including the Effects of Variable Series Resistance K. D. Jung, B. J. Kim, Y. C. Kim, B. G. Park, H. Shin and J. D. Lee, <i>Seoul National Univ. (Korea)</i>		10:00 J-7-4 Effect of Boron-Nitride Formation at the Interface of Diffusion Barrier in Tungsten Polymetal Gate Stacks on Gate Interfacial Resistance M. G. Sung, K. Y. Lim, Y. S. Kim, H. J. Cho, S. R. Lee, S. A. Jang, M. S. Joo, J. H. Lee, T. Y. Kim, T. O. Youn, J. H. Kim, G. O. Kim, Y. T. Hwang, H. S. Yang, J. C. Ku and J. W. Kim, <i>Hynix Semiconductor Inc. (Korea)</i>
	10:15 G-7-5 The Effect of Rapid Thermal Annealing on the Electrical Characteristics of ZnO TFTs K. Remashan, D. K. Hwang, S. J. Park and J. H. Jang, <i>GIST (Korea)</i>	10:15 H-7-5 Potential Fluctuation within a Crystalline Domain in Pentacene Thin Film Transistors and its Origin N. Ohashi, H. Tomii, R. Matsubara, M. Sakai, K. Kudo and M. Nakamura, <i>Chiba Univ. (Japan)</i>		

Friday, September 21

Room 101 (A) Room 102 (B) Room 201A (C) Room 201B (D) Room 202A (E)

Break

Area 1: Advanced Gate Stack/Si Processing Science

A-8 : High-k/Metal Gate Transistor (10:45-12:05)
Chairs: H. Fukutome (Fujitsu Labs. Ltd.)
Y. Tsunashima (Toshiba Corp.)

10:45 A-8-1

Production-Worthy HfSiON Gate Dielectric Fabrication Enabling EOT Scalability Down to 0.86 nm and Excellent Reliability by Polyatomic Layer Chemical Vapor Deposition Technique
D. Ishikawa¹, S. Kamiyama¹, A. Sano², S. Horii², T. Aoyama¹ and Y. Nara¹, ¹Selete and ²Hitachi Kokusai Electric Inc. (Japan)

11:05 A-8-2

Tinv Scaling and Jg Reducing for nMOSFET with HfSi₂/HfO₂ Gate Stack by Interfacial Layer Formation Using Ozone Water Treatment Process
I. Oshiyama¹, K. Tai¹, T. Hirano¹, S. Yamaguchi¹, K. Tanaka¹, Y. Hagimoto¹, T. Uemura¹, T. Ando¹, K. Watanabe¹, R. Yamamoto¹, S. Kanda¹, J. Wang¹, Y. Tateshita¹, H. Wakabayashi¹, Y. Tagawa¹, M. Tsukamoto¹, H. Iwamoto¹, M. Saito¹, M. Oshima², S. Toyoda², N. Nagashima¹ and S. Kadomura¹, ¹Sony Corp. and ²Univ. of Tokyo (Japan)

Area 3: CMOS Devices/Device Physics

B-8 : Modeling and Simulation (10:45-12:25)
Chairs: A. Hokazono (Toshiba Corp.)
Y. Momiyama (Fujitsu Labs. Ltd.)

10:45 B-8-1

Capacitive Parameter Extraction for Nanometer-Size Field-Effect Transistors
H. Inokawa¹, A. Fujiwara², K. Nishiguchi² and Y. Ono², ¹Shizuoka Univ. and ²NTT Corp. (Japan)

11:05 B-8-2

Study of Parasitic Resistance Behavior and Its Extraction Method on Deeply Scaled MOSFETs
H. Tsujii, A. Hokazono, M. Fujiwara, S. Kawanaka, A. Azuma, N. Aoki and Y. Toyoshima, *Toshiba Corp. (Japan)*

Area 2: Characterization and Materials Engineering for Interconnect Integration

C-8 : Interconnect Reliability (10:45-12:15)
Chairs: K. Ueno (Shibaura Inst. of Technology)
M. Kodera (Toshiba Corp.)

10:45 C-8-1 (Invited)

Stress Migration Phenomenon in Narrow Copper Interconnects
T. Nakamura and T. Suzuki, *Fujitsu Labs. Ltd. (Japan)*

11:15 C-8-2

Improvement of Adhesion at the Interface between Low-k Spin-on Dielectric and underlying SiCO Barrier by Plasma Treatments
Y. Takigawa, S. Nakao, M. Shiohara, N. Oda and S. Ogawa, *Selete (Japan)*

Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)

D-8 : Nano-Bio Devices II (10:45-12:15)
Chairs: I. Yamashita (Nara Inst. of Sci. and Tech.)
S. Antoranz Contera (Univ. of Oxford)

10:45 D-8-1 (Invited)

Bio-Nano Approaches to Fabrication of Quantum Dot Floating Gate Flash Memories
S. K. Banerjee¹, S. Tang¹, C. Mao², J. Sarkar¹, H. Liu¹, D. Shahrjerdi¹, C. H. Lee¹ and J. D. Trent³, ¹Univ. of Texas at Austin, ²Univ. of Oklahoma and ³NASA Ames Research Center (USA)

11:15 D-8-2

Floating Gate MOS Capacitor with High-Density Nanodots Array Produced by Protein Supramolecule
K. Yamada^{1,2}, S. Yoshii¹, S. Kumagai¹, A. Miura², Y. Uraoka², T. Fuyuki² and I. Yamashita^{1,2,3}, ¹Matsushita Electric Industrial Co., Ltd., ²NAIST and ³CREST-JST (Japan)

Area 7: Photonic Devices and Device Physics

E-8 : Lasers and LEDs (10:45-12:15)
Chairs: M. Ezaki (Toshiba Corp.)
M. Gotoda (Mitsubishi Electric Corp.)

10:45 E-8-1 (Invited)

Widely Tunable Integrated DBR Laser Array with Fast Wavelength Switching
S. Tsuji^{1,2}, H. Arimoto^{1,2}, T. Tsuchiya^{1,2}, T. Kitatani^{1,2}, K. Shinoda^{1,2}, T. Otoshi¹ and M. Aoki^{1,2}, ¹Hitachi, Ltd. and ²OITDA (Japan)

11:15 E-8-2

High Density Two Dimensional LED Arrays Using Single Crystal Semiconductor Thin Films
T. Suzuki, H. Fujiwara, T. Sagimori, T. Igari, H. Furuta, Y. Nakai, I. Abiko, M. Sakuta and M. Ogihara, *Okii Digital Imaging Corp. (Japan)*

Friday, September 21

Room 202B (F) Room 303 (G) Room 304 (H) Room 405 (I) Room 406 (J)

Break

Area 10: Organic Materials Science, Device Physics, and Applications

H-8 : Organic Transistor II (10:45-12:15)
Chairs: K. Nomoto (Sony Corp.)
K. Kudo (Chiba Univ.)

10:45 H-8-1

Hall effect measurements of polycrystalline pentacene TFTs with double gate structures
Y. Takamatsu, T. Sekitani and T. Someya, *Univ. of Tokyo (Japan)*

11:00 H-8-2

Probing of channel formation in organic field effect transistors by optical second harmonic generation measurement
E. Lim, H. S. Lee, T. Manaka and M. Iwamoto, *Tokyo Tech. (Japan)*

Area 9: Physics and Applications of Novel Functional Materials and Devices

I-8 : Novel Nanostructure Devices (10:45-12:00)
Chairs: M. Watanabe (Tokyo Tech.)
H. Mizuta (Tokyo Tech.)

10:45 I-8-1

Self-Assembling Formation of Ni Nanodots on SiO₂ Induced by Remote H₂ -plasma Treatment and Their Electrical Charging Characteristics
K. Makihara, K. Shimanoe, M. Ikeda, S. Higashi and S. Miyazaki, *Hiroshima Univ. (Japan)*

11:00 I-8-2

Reduction of a Ferritin Core Embedded in Silicon Oxide Film for An Application to Floating Gate Memory
T. Matsumura¹, A. Miura¹, Y. Uraoka¹, T. Fuyuki¹, S. Yoshii^{2,3} and I. Yamashita^{1,2,3}, ¹NAIST, ²Matsushita Electric Industrial Co., Ltd. and ³CREST-JST (Japan)

Area 4: Advanced Memory Technology

J-8 : FeRAM/MRAM (10:45-12:05)
Chairs: T. Eshita (Fujitsu Ltd.)
H. Jeong (Samsung Electronics Co. Ltd.)

10:45 J-8-1

Improvement of Thermal Stability of MRAM Device with SiN Protective Film Deposited by HDP CVD
K. Suemitsu¹, Y. Kawano², H. Utsumi¹, H. Honjo¹, R. Nebashi¹, S. Saito¹, N. Ohshima¹, T. Sugibayashi¹, H. Hada¹, T. Nohisa², T. Shimazu², M. Inoue² and N. Kasai¹, ¹NEC Corp. and ²Mitsubishi Heavy Industries, Ltd. (Japan)

11:05 J-8-2

Two-Dimensional Electron Gas Switching in an Ultra Thin Epitaxial ZnO Layer on a Ferroelectric Gate Structure
Y. Kaneko, H. Tanaka, Y. Kato and Y. Shimada, *Matsushita Electric Industrial Co., Ltd. (Japan)*

Friday, September 21

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)
Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)	Area 7: Photonic Devices and Device Physics
11:25 A-8-3 Highly manufacturable CMOSFETs with Single High-k (HfLaO) and Dual Metal Gate Integration Process X. P. Wang ^{1,2,3} , M. F. Li ^{1,2,4} , H. Y. Yu ³ , J. J. Yang ¹ , C. X. Zhu ¹ , W. S. Hwang ¹ , W. Y. Loh ² , A. Y. Du ² , J. D. Chen ^{1,2} , A. Chin ⁵ , S. Biesemans ³ , G. Q. Lo ² and D. L. Kwong ² , ¹ National Univ. of Singapore, ² Inst. of Microelectronics, ³ IMEC, ⁴ Fudan Univ. and ⁵ National Chiao Tung Univ. (Singapore)	11:25 B-8-3 Two-step Inverse Modeling for Estimation of Channel Impurity Pile-up T. Nagumo ¹ , K. Takeuchi ¹ , Y. Akiyama ² and M. Hane ¹ , ¹ NEC Corp. and ² NEC Electronics Corp. (Japan)	11:35 C-8-3 Effect of temperature and film thickness on resistivity of CoWP J. Gambino ¹ , F. Chen ¹ , S. Mongeon ¹ , D. Meatyrd ¹ , E. Adams ¹ , P. Dehaven ¹ , C. Cabral ² and I. Ivanov ³ , ¹ IBM, ² IBM T. J. Watson Research Center and ³ Blue29, LLC (USA)	11:30 E-8-3 Improvement of Kink-Free Light Output for Fiber Pump Semiconductor Lasers N. Shomura and T. Numai, <i>Ritsumeikan Univ. (Japan)</i>	11:45 E-8-4 Multiwavelength emitting InGaN/GaN quantum well grown on V-shaped GaN (1101) microfacet J. W. Ju ¹ , L. W. Jang ¹ , S. J. Lee ² , J. H. Baek ² and I. H. Lee ¹ , ¹ Chonbuk National Univ. and ² Korea Photonics Tech. Inst. (Korea)
11:45 A-8-4 Highly Manufacturable and Cost-effective Single Ta _x C / Hf _x Zr _(1-x) O ₂ Gate CMOS Bulk Platform for LP Applications at the 45nm Node and Beyond M. Müller ^{1,4} , C. Hobbs ² , A. Zauner ¹ , S. Barnola ² , T. Salveta ⁵ , S. Lhostis ³ , S. Couderc ³ , P. Perreau ⁵ , D.H. Triyoso ² , M. Raymond ² , E. Luckowski ² , M. Rafik ³ , A. Cathignol ³ , G. Ribes ³ , D. Fleury ³ , K. Romanjek ¹ , S. Pokrant ¹ , S. Jullian ¹ , P. Morin ³ , M. Aminpur ² , P. Gouraud ³ , C. Laviro ⁵ , S. Zoll ³ , P. Garnier ¹ and F. Salvetti ¹ , ¹ NXP Semiconductors, ² Freescale, ³ STMicroelectronics, ⁴ NXP Semiconductors Research and ⁵ CEA-LETI (France)	11:45 B-8-4 Discrete-Dopant-Fluctuated Threshold Voltage Roll-Off in Sub-16nm Bulk FinFETs Y. Li, C. H. Hwang, H. M. Huang and T. C. Yeh, <i>National Chiao Tung Univ. (Taiwan)</i>	11:55 C-8-4 Highly Reliable Cu Interconnect using Low Hydrogen Silicon Nitride Film Deposited at Low Temperature for Cu-Diffusion Barrier T. Murata, K. Kono, Y. Tsunemine, M. Fujisawa, M. Matsuura, K. Asai and M. Kojima, <i>Renesas Tech. Corp. (Japan)</i>	11:45 D-8-4 Microfluidic Amperometric Biochips Based on Carbon Nanotube Arrayed Electrodes Y. Tsujita ¹ , K. Maehashi ¹ , K. Matsumoto ¹ , H. Kwon ² , Y. Takamura ² and E. Tamiya ¹ , ¹ Osaka Univ. and ² JAIST (Japan)	

Friday, September 21

Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
		Area 10: Organic Materials Science, Device Physics, and Applications	Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 4: Advanced Memory Technology
		11:15 H-8-3 Study of Pentacene-Based Organic Thin Film Transistor with PMMA as Insulator T. S. Huang, Y. K. Su and B. C. Wang, <i>National Cheng Kung Univ. (Taiwan)</i>	11:15 I-8-3 Characterization of Multistep Electron Charging and Discharging of Silicon-Quantum-Dots Floating Gate by Applying Pulsed Gate Biases R. Matsumoto, M. Ikeda, S. Higashi and S. Miyazaki, <i>Hiroshima Univ. (Japan)</i>	11:25 J-8-3 Manufacturable High-Density 8Mb 1T-1C FRAM Embedded Within a Low-Power 130nm Logic Process K. R. Udayakumar ¹ , T. S. Moise ¹ , S. R. Summerfelt ¹ , K. Boku ¹ , J. Rodriguez ¹ , K. Remack ¹ , J. Gertas ¹ , M. Arendt ¹ , G. Shinn ¹ , J. Eliason ² , R. Bailey ² and P. Staubs ² , ¹ Texas Instruments Inc. and ² Ramtron International Corp. (USA)
		11:30 H-8-4 Transient Current Characteristics of Organic Field Effect Transistors with Polymer and Inorganic Gate Insulators K. Suemori, S. Uemura, M. Yoshida, S. Hoshino, T. Kodzasa and T. Kamata, <i>AIST (Japan)</i>	11:30 I-8-4 Photon Position Detector Consisting of Single-Electron Devices A. K. Kikombo ¹ , M. Tabe ² and Y. Amemiya ¹ , ¹ Hokkaido Univ. and ² Shizuoka Univ. (Japan)	11:45 J-8-4 Endurance Characterization of Ferroelectric Cell in 64Mb FRAM Device By Analyzing the Space Charge Concentration E. S. Lee, Y. M. Kang, D. J. Jung, H. H. Kim, Y. K. Hong, J. H. Park, S. K. Kang, J. H. Kim, H. S. Kim, W. W. Jung, W. S. Ahn, J. Y. Jung, J. Y. Kang, D. Y. Choi, H. K. Goh, S. Y. Kim, S. Y. Lee and H. S. Jeong, <i>Samsung Electronics Co., Ltd. (Korea)</i>

Friday, September 21

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)
Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)	Area 7: Photonic Devices and Device Physics
			12:00 D-8-5 Fabrication of single electron transistor using cage-shaped protein supramolecule S. Kumagai ¹ , S. Yoshii ¹ , N. Matsukawa ¹ , R. Tsukamoto ³ , K. Nishio ¹ and I. Yamashita ^{1,2,3} ¹ Matsushita Electric Industrial Co., Ltd, ² NAIST and ³ Core Research for Evolutional Sci. and Tech. (Japan)	12:00 E-8-5 Realization of 340nm-band high-power (>7mW) InAlGaN quantum well UV-LED with p-type InAlGaN S. Fujikawa ¹ , T. Takano ^{1,2} , Y. Kondo ^{1,2} and H. Hirayama ¹ , ¹ RIKEN and ² Matsushita Electric Works, Ltd. (Japan)

Friday, September 21

Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
		Area 10: Organic Materials Science, Device Physics, and Applications	Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 4: Advanced Memory Technology
		11:45 H-8-5 Mobility Improvement of Pentacene Thin Film Transistors by Introduction of H ₂ during Evaporation T. Yokoyama, C. B. Park, Y. Kikuchi, T. Nishimura, K. Kita and A. Toriumi, <i>Univ. of Tokyo (Japan)</i>	11:45 I-8-5 Improved Photoconduction Effects of Nanometer-Sized Si Dot Multilayers Y. Hirano ¹ , S. Yamazaki ² and N. Koshida ² , ¹ NHK Sci. and Technical Research Labs. and ² Tokyo Univ. of Agriculture and Tech. (Japan)	
		12:00 H-8-6 Evidence of Electron Trapping Center at Pentacene/SiO ₂ Interface C. B. Park, T. Yokoyama, T. Nishimura, K. Kita and A. Toriumi, <i>Univ. of Tokyo (Japan)</i>		

Friday, September 21

Room 101 (A) Room 102 (B) Room 201A (C) Room 201B (D) Room 202A (E)

Lunch

Area 1: Advanced Gate Stack/Si Processing Science

A-9 : FUSI (13:15-14:55)
Chairs: T. Tatsumi (NEC Corp.)
T. Nabatame (ASET)

13:15 A-9-1
Practical Solutions to Enhance EWF Tunability of Ni FUSI Gates on HfO₂
X. P. Wang^{1,2,3}, J. J. Yang¹, H. Y. Yu³, M. F. Li^{1,2,4}, J. D. Chen¹, R. L. Xie¹, C. X. Zhu¹, A. Y. Du², P. C. Lim⁵, A. Lim^{1,2}, Y. Y. Mi⁵, D. M. Y. Lai⁵, W. Y. Loh², S. Biesemans³, G. Q. Lo² and D. L. Kwong²,
¹National Univ. of Singapore, ²Inst. of Microelectronics, ³IMEC, ⁴Fudan Univ. and ⁵Inst. of Materials Research and Engineering (Singapore)

13:35 A-9-2
Effectiveness of Aluminum Incorporation in Nickel Silicide and Nickel Germanide Metal Gates for Work Function Reduction
A. E. J. Lim¹, R. T. P. Lee¹, A. T. Y. Koh¹, G. S. Samudra¹, D. L. Kwong² and Y. C. Ye¹,
¹National Univ. of Singapore and ²Inst. of Microelectronics (Singapore)

Area 3: CMOS Devices/Device Physics

B-9 : Post Planar CMOS (13:15-14:55)
Chairs: A. Hokazono (Toshiba Corp.)
H. Sayama (Renesas Technology Corp.)

13:15 B-9-1
Wide-Range V_{th} Controllable SOTB (Silicon on Thin BOX) Integrated with Bulk CMOS Featuring Fully Silicided NiSi Gate Electrode
T. Ishigaki¹, R. Tsuchiya¹, Y. Morita¹, N. Sugii¹, S. Kimura¹, T. Iwamatsu², T. Ipposhi², Y. Inoue² and T. Hiramoto³,
¹Hitachi, Ltd., ²Renesas Tech. Corp. and ³Univ. of Tokyo (Japan)

13:35 B-9-2
Additivity between SSOI- and CESL-induced nMOSFETs Performance Boosts
F. Andrieu¹, F. Allain¹, C. Buj-Dufournet¹, O. Faynot¹, F. Rochette¹, M. Cassé¹, V. Delaye¹, F. Aussenac¹, L. Tosti¹, P. Maury¹, L. Vandroux¹, N. Daval², I. Cayrefourcq³ and S. Deleonibus¹,
¹CEA-LETI MINATEC and ²SOITEC (France)

Area 2: Characterization and Materials Engineering for Interconnect Integration

C-9 : Low-k and Airgap (13:15-15:05)
Chairs: J. Koike (Tohoku Univ.)
J. Gambino (IBM)

13:15 C-9-1 (Invited)
Low-k/Cu Integration Consistent from 90 nm thru 32 nm
T. Nogami, *IBM (USA)*

13:45 C-9-2
Influences of Skeletal Structure and Porosity on Dielectric and Mechanical Properties of Porous Organosilica Low-k Films
S. Takada, N. Hata, Y. Seino and T. Yoshino, *AIST (Japan)*

Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)

D-9 : Spectroscopy for Bio Sensing (13:15-14:45)
Chairs: K. Ajito (NTT)
M. Niwano (Tohoku Univ.)

13:15 D-9-1 (Invited)
THz and microwave biochip
C. K. Sun, *National Taiwan Univ. (Taiwan)*

13:45 D-9-2
In-Situ Detection and Classification of DNA by Porous Alumina Filter in Conjugation with Infrared Absorption Spectroscopy
R. Yamaguchi, A. Hirano, K. Ishibashi, K. Miyamoto, Y. Kimura and M. Niwano, *Tohoku Univ. (Japan)*

Area 7: Photonic Devices and Device Physics

E-9 : LEDs (13:15-15:00)
Chairs: Y. Lee (Hitachi Ltd.)
M. Ezaki (Toshiba Corp.)

13:15 E-9-1
High-Brightness Ultraviolet LEDs on Si Using Quaternary InAlGa_{0.5}N Multi-Quantum-Wells with High Indium Contents
Y. Fukushima, Y. Takase, M. Usuda, K. Orita, T. Ueda and T. Tanaka, *Matsushita Electric Industrial Co., Ltd. (Japan)*

13:30 E-9-2
Effect of Multiquantum Barriers on Carrier Transport Mechanism of InGa_{0.5}N/GaN Multiple Quantum Well Light-emitting Diodes
W. T. Su¹, Y. F. Chen¹, H. Y. Chen¹, J. C. Wang¹, H. T. Shen¹, T. E. Nee¹ and Y. F. Wu²,
¹Chang Gung Univ. and ²Tech. and Sci. Inst. of Northern Taiwan (Taiwan)

Friday, September 21

Room 202B (F) Room 303 (G) Room 304 (H) Room 405 (I) Room 406 (J)

Lunch

Area 1: Advanced Gate Stack/Si Processing Science

F-9 : Characterization (13:15-14:55)
Chairs: S. Miyazaki (Hiroshima Univ.)
H. Hwang (Gwangju Inst. of Science & Engineering)

13:15 F-9-1
Advanced Characterization of High-k Gate Stack by Internal Photo Emission (IPE): Interfacial Dipole and Band Diagram in Al/Hf(Si)O₂/Si MOS Structure
J. Widiez, K. Kita, T. Nishimura and A. Toriumi, *Univ. of Tokyo (Japan)*

13:35 F-9-2
Characterization of the Sc₂O₃La₂O₃ High-k Gate Stack by STM
Y. C. Ong¹, D. S. Ang¹, S. J. O' Shea², K. L. Pey¹, T. Kawanago³, K. Kakushima³ and H. Iwai³,
¹Nanyang Technological Univ., ²Inst. of Material Research and Engineering and ³Tokyo Tech. (Singapore)

Area 5: Advanced Circuits and Systems

G-9 : Imaging Technology (13:15-14:35)
Chairs: H. Yamauchi (Samsung Electronics Co., Ltd.)
T. Matsuoka (Osaka Univ.)

13:15 G-9-1
Real-Time Variable-Resolution and Dynamic Range Boosting CMOS Image Sensor
J. J. Wang, C. J. Lin and Y. C. King, *National Tsing Hua Univ. (Taiwan)*

13:35 G-9-2
High Sensitivity Dynamic Range Enhanced CMOS Imager with Noise Suppression
S. Adachi¹, W. Lee², N. Akahane², H. Oshikubo¹, K. Mizobuchi¹ and S. Sugawa²,
¹Texas Instruments Japan and ²Tohoku Univ. (Japan)

Area 10: Organic Materials Science, Device Physics, and Applications

H-9 : Organic Transistor III (13:15-14:45)
Chairs: T. Kamata (AIST)
T. Someya (Univ. of Tokyo)

13:15 H-9-1 (Invited)
Vertical Type Organic Transistors for Flexible Opto-electric Devices
K. Kudo, *Chiba Univ. (Japan)*

13:45 H-9-2
Highly Reliable Bottom-Contact Pentacene TFTs with a Poly(p-chloroxylylene) Layer Selectively Grown on a Gate-Insulator
R. Yasuda¹, N. Hirai¹, I. Yagi¹, K. Nomoto¹, J. Kasahara¹, T. Minari², K. Tsukagoshi² and Y. Aoyagi²,
¹Sony Corp. and ²RIKEN (Japan)

Area 9: Physics and Applications of Novel Functional Materials and Devices

I-9 : Quantum Dots and Qubits (13:15-15:00)
Chairs: T. Usuki (Univ. of Tokyo)
K. Ono (RIKEN)

13:15 I-9-1 (Invited)
Scanning Probe Measurements on Semiconductor Nanostructures
T. Ihn, A. Gildemeister, A. Pioda, S. Kicin and K. Ensslin, *ETH Zurich (Switzerland)*

13:45 I-9-2
Spin-conserved Single-electron Transport between Zeeman Sublevels in a Few-electron Quantum Dot
T. Fujisawa^{1,2}, G. Shinkai^{1,2} and T. Hayashi¹,
¹NTT Corp. and ²Tokyo Tech (Japan)

Area 13: Applications of Nanotubes and Nanowires

J-9 : Carbon Nanotube Devices and Growth I (13:15-15:00)
Chairs: Y. Ochiai (JST)
Y. Ohno (Nagoya Univ.)

13:15 J-9-1 (Invited)
Digital Circuits with Carbon Nanotube Transistors
A. Raychowdhury^{1,2}, J. Kurtin¹, K. Roy², V. De¹ and A. Keshavarzi¹,
¹Intel Corp. and ²Purdue Univ. (USA)

13:45 J-9-2 (Invited)
Advances in Carbon Nanotube Devices and Circuits
Y. M. Lin, Z. Chen, J. Appenzeller, P. M. Solomon and P. Avouris, *IBM (USA)*

Friday, September 21

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)
Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)	Area 7: Photonic Devices and Device Physics
13:55 A-9-3 Impacts of Fluorine and Nitrogen Incorporation on NiSi Induced Junction Leakage on Si(110) Substrate M. Tsuchiaki and A. Nishiyama, <i>Toshiba Corp. (Japan)</i>	13:55 B-9-3 Novel Extended-Pi Shaped Silicon-Germanium (eII-SiGe) Source/Drain Stressors for Strain and Performance Enhancement in P-Channel FinFETs K. M. Tan ¹ , T. Y. Liow ^{1,2} , R. T. P. Lee ¹ , M. Zhu ¹ , K. M. Hoe ² , C. H. Tung ² , N. Balasubramanian ² , G. S. Samudra ¹ and Y. C. Yeo ¹ , ¹ National Univ. of Singapore and ² Inst. of Microelectronics (Singapore)	14:05 C-9-3 Properties of Methyl Boron Nitride Film for Next Generation Low-K Interconnection S. Tokuyama, M. K. Mazumder, D. Watanabe, C. Kimura, H. Aoki and T. Sugino, <i>Osaka Univ. (Japan)</i>	14:00 D-9-3 CMOS Optical Polarization Analyzer Chip for μ TAS T. Tokuda, S. Sato, M. Nunoshita and J. Ohta, <i>NAIST (Japan)</i>	13:45 E-9-3 MOCVD Growth of GaN-Based LEDs with Naturally Formed Nano-pyramids C. E. Lee, C. H. Chiu, M. H. Lo, H. W. Huang, T. C. Lu, H. C. Kuo and S. C. Wang, <i>National Chia Tung Univ. (Taiwan)</i>
14:15 A-9-4 Phase and Composition Control of Ni-FUSI gates by N ₂ I/I with Double Ni-silicidation K. Yamamoto ¹ , S. Sakashita ² , Y. Sato ¹ , M. Inoue ² , M. Anma ² , T. Oosuka ¹ and J. Yugami ² , ¹ Matsushita Electric Industrial Co., Ltd. and ² Renesas Tech. Corp. (Japan)	14:15 B-9-4 Impact of Gradual Source/Drain Impurity Profiles on Performance of Germanium Channel Double-Gated pMISFETs T. Yamamoto ¹ , M. Harada ¹ , N. Taoka ² , Y. Yamashita ¹ , N. Sugiyama ¹ and S. Takagi ^{2,3} , ¹ MIRAI-ASET, ² MIRAI-AIST and ³ Univ. of Tokyo (Japan)	14:25 C-9-4 Effects of Silylation on Electrical and Mechanical Characteristics of Mesoporous Pure Silica Zeolite Films T. Seo ¹ , T. Yoshino ² , N. Ohnuki ² , Y. Seino ² , N. Hata ² and T. Kikkawa ^{1,2} , ¹ Hiroshima Univ. and ² AIST (Japan)	14:15 D-9-4 Label-Free Immunosensing for α -Fetoprotein in Human Plasma using Surface Plasmon Resonance K. Kawano ¹ , Y. Teramura ² , M. Oda ³ , T. Suzuki ² , H. Kotera ² and H. Iwata ² , ¹ CREATE-JST, ² Kyoto Univ. and ³ TERAMECS CO., LTD (Japan)	14:00 E-9-4 A Novel Sn-based Metal Substrate Technology for the Fabrication of Vertical-Structure GaN-Based High Power Light-Emitting Diodes H. Y. Kuo ¹ , S. J. Wang ¹ , K. M. Uang ² , S. L. Chen ¹ , T. M. Chen ^{1,2} , P. R. Wang ¹ , C. C. Tsai ¹ and H. Kuan ³ , ¹ National Cheng Kung Univ., ² WuFeng Inst. of Tech. and ³ Far East Univ. (Taiwan)

Friday, September 21

Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
Area 1: Advanced Gate Stack/Si Processing Science	Area 5: Advanced Circuits and Systems	Area 10: Organic Materials Science, Device Physics, and Applications	Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 13: Applications of Nanotubes and Nanowires
13:55 F-9-3 Origin of Structural Phase Transformation of SiO ₂ -doped HfO ₂ K. Tomida, K. Kita and A. Toriumi, <i>Univ. of Tokyo (Japan)</i>	13:55 G-9-3 A Moving-Object-Localization Hardware Algorithm Employing OR-Amplification of Pixel Activities Y. Niki, Y. Manzawa, S. Kametani and T. Shibata, <i>Univ. of Tokyo (Japan)</i>	14:00 H-9-3 Fabrication of Soluble Semiconductor Thin Film Transistor with Printed Electrodes using h-PDMS Stamp J. Jo ¹ , T. M. Lee ¹ , D. S. Kim ¹ , K. Y. Kim ¹ , E. S. Lee ¹ , K. Y. Park ² and M. Esashi ³ , ¹ KIMM, ² IITEP and ³ Tohoku Univ. (Korea)	14:00 I-9-3 Fano-Kondo effect in three quantum dots aiming at charge qubit measurement T. Tanamoto, Y. Nishi and S. Fujita, <i>Toshiba Corp. (Japan)</i>	14:15 J-9-3 A Triple Quantum Dot in a Single Wall Carbon Nanotube K. Grove-Rasmussen ^{1,2} , H. I. Jørgensen ² , T. Hayashi ¹ , P. E. Lindelof ² and T. Fujisawa ¹ , ¹ NTT Corp. and ² Univ. of Copenhagen (Japan)
14:15 F-9-4 Characteristics of Pure Ge ₃ N ₄ Dielectric Layers Formed by High-Density Plasma Nitridation K. Kutsuki, G. Okamoto, T. Hosoi, T. Shimura, K. Yasutake and H. Watanabe, <i>Osaka Univ. (Japan)</i>	14:15 G-9-4 New Reconfigurable Memory Architecture for Parallel Image Processing LSI with Three-Dimensional Structure S. Kodama, D. Amano, T. Sugimura, T. Fukushima, T. Tanaka and M. Koyanagi, <i>Tohoku Univ. (Japan)</i>	14:15 H-9-4 Double-Shot Inkjet Printing of Organic Charge-Transfer Compounds M. Hiraoka ¹ , T. Hasegawa ¹ , T. Yamada ¹ , Y. Takahashi ¹ , S. Horiuchi ¹ and Y. Tokura ^{1,2} , ¹ AIST and ² Univ. of Tokyo (Japan)	14:15 I-9-4 Study of Single-Charge Polarization on two Charge Qubits Integrated onto a Double Single-Electron Transistor Readout Y. Kawata ^{1,3} , S. Nishimoto ¹ , Y. Tsuchiya ^{1,3} , S. Oda ^{1,3} and H. Mizuta ^{1,2,3} , ¹ Tokyo Tech., ² Univ. of Southampton and ³ SORST-JST (Japan)	14:30 J-9-4 Electric Property Control of Carbon Nanotubes by Defects S. Suzuki ¹ , J. Hashimoto ^{1,2} , T. Ogino ² and Y. Kobayashi ¹ , ¹ NTT Corp. and ² Yokohama National Univ. (Japan)

Friday, September 21

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)
Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)	Area 7: Photonic Devices and Device Physics
14:35 A-9-5 CMP-less Co-Integration of Tunable Ni-TOSI CMOS for Low Power Digital and Analog Applications G. Bidal ^{1,5} , M. Müller ¹ , S. Denorme ² , D. Aimé ³ , M. Rafik ² , A. Cathignol ² , G. Ribes ² , S. Pokrant ¹ , P. Gouraud ² , T. Kormann ¹ , G. Chabanne ³ , C. Blanc ³ , S. Bonnetier ³ , D. Barge ¹ , C. Laviron ⁴ , A. Tarnowka ¹ , G. Ghibaubo ⁵ , F. Boeuf ² and T. Skotnicki ² , ¹ <i>NXP Semiconductors</i> , ² <i>STMicroelectronics</i> , ³ <i>Freescale</i> , ⁴ <i>CEA-LETI</i> and ⁵ <i>IMEP (France)</i>	14:35 B-9-5 A Double-Gate Tunneling Field-Effect Transistor with Silicon-Germanium Source for High-Performance, Low Standby Power, and Low Power Technology Applications E. H. Toh, G. H. Wang, L. Chan, D. Sylvester, C. H. Heng, G. Samudra and Y. C. Yeo, <i>National Univ. of Singapore (Singapore)</i>	14:45 C-9-5 Determination of mechanical properties of porous silica low-k films on Si substrates using orientation dependence of surface acoustic wave T. Takimura, N. Hata, S. Takada and T. Yoshino, <i>AIST (Japan)</i>	14:30 D-9-5 In-Situ Surface Infrared Study of DNA Attachment and Hybridization at Si Surfaces A. Hirano, K. Tanaka, K. Ishibashi, K. Miyamoto, Y. Kimura and M. Niwano, <i>Tohoku Univ. (Japan)</i>	14:15 E-9-5 The Aluminum Packaging for LED using Selectively Anodizing Method K. M. Kim ¹ , S. H. Shin ² , Y. K. Lee ² , S. M. Choi ² and Y. S. Kwon ¹ , ¹ <i>KAIST</i> and ² <i>Samsung Electro-Mechanics (Korea)</i>
				14:30 E-9-6 The Fabrication of the Circular Ring Laser Resonators by Excimer Laser Assisted Etching at Cryogenic Temperature M. C. Shih and S. C. Wang, <i>National Univ. of Kaohsiung (Taiwan)</i>
				14:45 E-9-7 Red emission from ZnO-based double heterojunction diode T. Ohashi, K. Yamamoto, A. Nakamura and J. Temmyo, <i>Shizuoka Univ. (Japan)</i>

Friday, September 21

Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
Area 1: Advanced Gate Stack/Si Processing Science	Area 5: Advanced Circuits and Systems	Area 10: Organic Materials Science, Device Physics, and Applications	Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 13: Applications of Nanotubes and Nanowires
14:35 F-9-5 Surface Treatment of Ge(001) Surface by Radical Nitridation H. Kondo, M. Fujita, A. Sakai, M. Ogawa and S. Zaima, <i>Nagoya Univ. (Japan)</i>		14:30 H-9-5 Fabrication of Flexible OTFT-backplanes for Active Matrix Electrophoretic Display M. W. Lee and C. K. Song, <i>Dong-A Univ. (Korea)</i>	14:30 I-9-5 Formation and control of 2-qubits exciton state in a coupled quantum dots K. Goshima ^{1,2} , K. Komori ^{1,2} and T. Sugaya ^{1,2} , ¹ <i>AIST</i> and ² <i>CREST-JST (Japan)</i>	14:45 J-9-5 Single charge sensitivity of single-walled carbon nanotube single-hole transistor T. Kamimura ^{1,2} , Y. Ohno ^{1,2} and K. Matsumoto ^{1,2,3} , ¹ <i>Osaka Univ.</i> , ² <i>CREST-JST</i> and ³ <i>AIST (Japan)</i>
			14:45 I-9-6 Decoherence of nuclear spins in a GaAs quantum well probed by a submicron scale all-electrical NMR device T. Ota ^{1,2} , N. Kumada ¹ , G. Yusa, ^{1,3,4} , S. Miyashita ⁵ , T. Fujisawa ¹ and Y. Hirayama ^{1,2,4} , ¹ <i>NTT Corp.</i> , ² <i>SORST-JST</i> , ³ <i>PRESTO-JST</i> , ⁴ <i>Tohoku Univ.</i> and ⁵ <i>NTT-AT (Japan)</i>	

Friday, September 21

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)
Area 3: CMOS Devices/Device Physics	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)		
B-10 : Noise and RF (15:15-17:05) Chairs: D. Hisamoto (Hitachi Ltd.) K. Takeuchi (NEC Corp.)	C-10 : Nanoscale Characterization (15:25-16:25) Chairs: N. Hata (NEDO) S. Ogawa (Selete)	D-10 : μ -TAS and Medical Applications (15:15-16:45) Chairs: K. Sawada (Toyohashi Univ. of Technology) H. Tabata (The Univ. of Tokyo)		
15:15 B-10-1 (Invited) RTN Effects in Scaled Flash Memory Arrays A. S. Spinelli, C. M. Compagnoni, R. Gusmeroli, M. Ghidotti and A. L. Lacaita, <i>Politecnico di Milano (Italy)</i>	15:25 C-10-1 Characterization of Line-edge Roughness in Cu/low-k Interconnect Pattern A. Yamaguchi ¹ , D. Ryuzaki ¹ , K. Takeda ¹ , J. Yamamoto ¹ , H. Kawada ² and T. Iizumi ² , ¹ Hitachi, Ltd. and ² Hitachi High-Technologies Corp. (Japan)	15:15 D-10-1 One-Chip Integration of the Rapid Diagnosis Infectious Disease Chip Based on New Phenomena of DNA Trap and Denature in Nano-Gaps S. Hashioka ^{1,2} , K. Masu ¹ and Y. Horiike ² , ¹ Tokyo Tech. and ² NIMS (Japan)		
15:45 B-10-2 Analysis of Random Telegraph Signal Noise in Dual and Single Oxide Device And Its Application to CMOS Image Sensor Readout Circuit H. Lee, Y. Yoon, J. Jeon and H. Shin, <i>Seoul National Univ. (Korea)</i>	15:45 C-10-2 Nano-Scale Stress Field Evaluation with Shallow Trench Isolation Structure Assessed by Cathodoluminescence, Raman Spectroscopy, and Finite Element Method Analyses M. Kodera ¹ , T. Iguchi ¹ , N. Tsuchiya ¹ , M. Tamura ² , S. Kakinuma ³ , N. Naka ³ and S. Kashiwagi ³ , ¹ Toshiba Corp., ² Toshiba I. S. Corp. and ³ Horiba, Ltd. (Japan)	15:30 D-10-2 Droplet device for immunoassay detection C. H. Chang, S. Hashioka, T. Chikyo and Y. Horiike, <i>NIMS (Japan)</i>		

Friday, September 21

Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
Area 1: Advanced Gate Stack/Si Processing Science	Area 5: Advanced Circuits and Systems		Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 13: Applications of Nanotubes and Nanowires
F-10 : Advanced Process (15:15-16:35) Chairs: O. Faynot (CEA-LETI) T. Tatsumi (NEC Corp.)	G-10 : Connectivity (15:15-16:35) Chairs: M. Horiguchi (Renesas Technology Corp.) T. Komuro (Agilent Technologies International Japan, Ltd.)		I-10 : Novel Devices (15:15-16:45) Chairs: Y. Uraoka (Nara Inst. of Science and Technology) B. G. Park (Seoul National Univ.)	J-10 : Carbon Nanotube Devices and Growth II (15:15-16:30) Chairs: S. Akita (Osaka Prefecture Univ.) Y. Homma (Tokyo Univ. of Science)
15:15 F-10-1 Dependence of Electrical Characteristics on Interfacial Structures of Epitaxial NiSi ₂ /Si Schottky Contacts Formed from Ni/Ti/Si System O. Nakatsuka, A. Suzuki, S. Akimoto, A. Sakai, M. Ogawa and S. Zaima, <i>Nagoya Univ. (Japan)</i>	15:15 G-10-1 PCA-based Object Detection/Recognition Chip for Wireless Interconnected 3-D Integration H. Ando, S. Kameda, D. Arizono, N. Fuchigami, K. Kaya, M. Sasaki and A. Iwata, <i>Hiroshima Univ. (Japan)</i>		15:15 I-10-1 High Performance Germanium Quantum-dot Single-hole Transistors with Self-aligned Electrodes S. H. Hsu, W. T. Lai and P. W. Li, <i>National Central Univ. (Taiwan)</i>	15:15 J-10-1 New Measurement Method of Carbon Nanotube Energy Band Gap M. Maeda ^{1,4} , T. Kamimura ^{2,4} , S. Iwasaki ^{2,4} and K. Matsumoto ^{2,3,4} , ¹ Univ. of Tsukuba, ² Osaka Univ., ³ AIST and ⁴ CREST-JST (Japan)
15:35 F-10-2 A Breakthrough Electronic Lithography Process Through Si Layer for Self Aligning Gates in Planar Double-Gate Transistors for 32nm Node And Below R. Wacquez ^{1,2,4} , P. Coronel ¹ , M. P. Samson ^{1,2} , D. Delille ³ , L. R. Clement ³ , V. Delaye ² , L. Baud ² , N. Loubet ¹ , J. Bustos ¹ , A. Pouydebasque ³ , B. Guillaumot ^{1,2} , T. Ernst ² , P. Masson ⁴ , J. P. Gouy ² and T. Skotnicki ¹ , ¹ STMicroelectronics, ² CEA-LETI, MINATEC, ³ NXP and ⁴ L2MP (France)	15:35 G-10-2 Capacitor-Shunted Transmitter for Power Reduction in Inductive-Coupling Clock Link A. Kumar, N. Miura and T. Kuroda, <i>Keio Univ. (Japan)</i>		15:30 I-10-2 Single Electron-based Flexible Multi-valued Exclusive-OR Logic Gate S. J. Kim, C. K. Lee, R. S. Chung, M. S. Kim, E. S. Park, S. J. Shin and J. B. Choi, <i>Chungbuk National Univ. (Korea)</i>	15:30 J-10-2 Self-aligned Fabrication Process for Pd-Contacted and PMMA-Passivated Carbon Nanotube Field-Effect Transistors L. Rispal, H. Yang, R. Heller, G. Hess, G. Tzschöckel and U. Schwalke, <i>Darmstadt Univ. of Tech. (Germany)</i>

Friday, September 21

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)
	Area 3: CMOS Devices/Device Physics	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)	
	16:05 B-10-3 Simultaneous Extraction of Locations and Energies of Two Independent Traps in Gate Oxide From Four-level RTS noise S. Yang, H. Lee and H. Shin, <i>Seoul National Univ. (Korea)</i>	16:05 C-10-3 Channel Strain in Advanced CMOSFETs Measured Using Nano-Beam Electron Diffraction A. Toda ¹ , H. Nakamura ² , T. Fukai ² and N. Ikarashi ¹ , ¹ NEC Corp. and ² NEC Electronics Corp. (Japan)	15:45 D-10-3 High-Throughput Fluorometric Assay of Enzymatic Reactions on a Microreactor Array Chip T. Ichiki ^{1,2} , Y. Hosoi ¹ , J. Liu ¹ , T. Osawa ¹ , T. Akagi ¹ , M. Biyani ² and N. Nemoto ^{2,3} , ¹ Univ. of Tokyo, ² CREATE-JST and ³ Janusys Corp. (Japan)	
	16:25 B-10-4 Analog Performance of Asymmetric Schottky Tunneling Source nFET for RF and Mixed-Mode Application R. Jhaveri and J. C. S. Woo, <i>Univ. of California (USA)</i>		16:00 D-10-4 Development of a multi-chip retinal stimulator for in vivo experiments toward retinal prosthesis T. Tokuda ¹ , R. Asano ¹ , Y. Terasawa ² , M. Nunoshita ¹ , K. Nakauchi ³ , T. Fujikado ³ , Y. Tano ³ and J. Ohta ¹ , ¹ NAIST, ² NIDEK Co., Ltd. and ³ Osaka Univ. (Japan)	

Friday, September 21

Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
Area 1: Advanced Gate Stack/Si Processing Science	Area 5: Advanced Circuits and Systems		Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 13: Applications of Nanotubes and Nanowires
15:55 F-10-3 Contact Technology employing Nickel-Platinum Germanosilicide Alloys for P-Channel FinFETs with Silicon-Germanium Source and Drain Stressors R. T. P. Lee ¹ , K. M. Tan ¹ , A. E. J. Lim ¹ , T. Y. Liow ¹ , X. C. Chen ¹ , M. Zhu ¹ , A. T. Y. Koh ¹ , K. M. Hoe ³ , S. Y. Chow ² , G. Q. Lo ³ , G. S. Samudra ¹ , D. Z. Chi ² and Y. C. Yeo ¹ , ¹ National Univ. of Singapore, ² Inst. of Materials Research and Engineering and ³ Inst. of Microelectronics (Singapore)	15:55 G-10-3 Scaling Characteristics of Si On-chip Integrated Antennas K. Kimoto, N. Sasaki and T. Kikkawa, <i>Hiroshima Univ. (Japan)</i>		15:45 I-10-3 Self-Aligned Dual-Gate Single-Electron Transistors (DG-SETs) S. Kang ¹ , D. H. Kim ² , I. H. Park ¹ , J. H. Kim ¹ , J. E. Lee ¹ , J. D. Lee ¹ and B. G. Park ¹ , ¹ Seoul National Univ. and ² Kookmin Univ. (Korea)	15:45 J-10-3 Individual Carbon Nanotubes as Nano-incandescent S. Akita ^{1,3} and Y. Nakayama ^{2,3} , ¹ Osaka Prefecture Univ., ² Osaka Univ. and ³ CREST-JST (Japan)
16:15 F-10-4 An Optimized Silicidation Technique for Source and Drain of FINFET K. Okuyama, A. Sugimura and H. Sunami, <i>Hiroshima Univ. (Japan)</i>	16:15 G-10-4 A Fully Integrated SiGe Optical Receiver Using Differential Active Miller Capacitor for 4.25 Gb/s Fiber Channel Application J. C. Huang, K. S. Lai and K. Y. J. Hsu, <i>National Tsing Hua Univ. (Taiwan)</i>		16:00 I-10-4 Design Control of Random Dopant-induced Multiple-Tunnel-Junction Arrays for Turnstile Operation D. Moraru, K. Yokoi, H. Ikeda and M. Tabe, <i>Shizuoka Univ. (Japan)</i>	16:00 J-10-4 A Field-Emission Device with Novel Self-Focus Gate Structure H. W. Chen, K. C. Lin, C. P. Juan, Y. S. Leou, Y. Y. Hsu and H. C. Cheng, <i>National Chiao Tung Univ. (Taiwan)</i>

Friday, September 21

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)
	<p>Area 3: CMOS Devices/Device Physics</p> <p>16:45 B-10-5 Frequency Dependence of Measured MOSFET Distortion Characteristic T. Minami¹, Y. Takeda¹, M. Miyake¹, M. Miura-Mattausch¹, H. J. Mattausch¹, T. Ohguro², T. Iizuka², M. Taguchi² and S. Miyamoto², ¹Hiroshima Univ. and ²STARC (Japan)</p>	<p>Area 2: Characterization and Materials Engineering for Interconnect Integration</p>	<p>Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)</p> <p>16:15 D-10-5 UWB Imaging for Early Breast Cancer Detection by Confocal Algorithm X. Xiao^{1,2} and T. Kikkawa¹, ¹Hiroshima Univ. and ²Tianjin Univ. (Japan)</p> <p>16:30 D-10-6 Development of a CMOS-based Neural Imaging and Interface Device D. C. Ng, T. Mizuno, T. Tokuda, K. Kagawa, M. Nunoshita, H. Tamura, S. Shiosaka and J. Ohta, <i>NAIST (Japan)</i></p>	

Friday, September 21

Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
<p>Area 1: Advanced Gate Stack/Si Processing Science</p>	<p>Area 5: Advanced Circuits and Systems</p>		<p>Area 9: Physics and Applications of Novel Functional Materials and Devices</p> <p>16:15 I-10-5 Acoustic Wave Manipulation by Phased Operation of Two-Dimensionally Arrayed Nanocrystalline Silicon Ultrasonic Emitters B. Gelloz, M. Sugawara and N. Koshida, <i>Tokyo Univ. of Agri. and Tech. (Japan)</i></p> <p>16:30 I-10-6 New Type Oxygen Sensor Using Micro-fabricated Layered Semiconductor Compound T. Nugroho, A. Ikeda, Y. Kakahara, H. Kuriyaki and Y. Kuroki, <i>Kyushu Univ. (Japan)</i></p>	<p>Area 13: Applications of Nanotubes and Nanowires</p> <p>16:15 J-10-5 Combinatorial Control of Catalyst Nanoparticles for Customized Production of Single- and Multi-Walled Carbon Nanotubes S. Noda, K. Hasegawa, H. Sugime, K. Kakehi, S. Maruyama and Y. Yamaguchi, <i>Univ. of Tokyo (Japan)</i></p>