

Thursday, September 20

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)
Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 5: Advanced Circuits and Systems	Area 7: Photonic Devices and Device Physics

A-3: Reliability-I (9:00-10:30) Chairs: J. Yugami (Renesas Tech. Corp.) Y. Tsunashima (Toshiba Corp.)	B-3: CMOS Integration (9:00-10:30) Chairs: K. Shibahara (Hiroshima Univ.) H. Wakabayashi (Sony Corp.)	C-3: Plasma Induced Damage of Low-k Materials (9:00-10:30) Chairs: S. Ogawa (Selete) T. Tatsumi (Sony Corp.)	D-3: RF Components (9:00-10:20) Chairs: R. Fujimoto (Toshiba Corp.) T. Hamasaki (Texas Instruments Japan Ltd.)	E-3: Special Session: Photonic Crystals and Si Photonics II (9:00-10:30) Chairs: O. Wada (Kobe Univ.) R. Akimoto (AIST)	F-3: Group-IV Semiconductors I (9:00-10:15) Chairs: K. Hiruma (Hokkaido Univ.) K. Nishi (NEC Corp.)	G-3: High-Speed Devices and ICs I (9:00-10:15) Chairs: S. Yamahata (NTT) Y. J. Chan (National Central Univ. Taiwan)	H-3: Nanowire & Nanotube Sensors (9:00-10:30) Chairs: K. Matsumoto (Osaka Univ.) Y. Cui (Stanford Univ.)	J-3: Flash Memory II (9:00-10:20) Chairs: Y. Shimamoto (Hitachi, Ltd.) C. Hsu (eMemory Tech. Inc.)
9:00 A-3-1(Invited) A Study of NBTI and PBTI (Charge Trapping) in High k Stacks with NiSi, TiN, Re Gates S. Zafar, Y. H. Kim, V. Paruchuri, V. Narayanan, B. Doris, A. Callegari, J. Stathis and T. Ning, IBM (USA)	9:00 B-3-1(Invited) Low Standby Power CMOS Process Integration Scheme for 45-32 nm node K. Imai, NEC Electronics Corp. (Japan)	9:00 C-3-1(Invited) Generation Mechanism of Etching Damages on Low-k SiOCH Films and Development of Novel Damage Evaluation Technique M. Hori, Nagoya Univ. (Japan)	9:00 D-3-1 A 0.49-6.50 GHz Wideband LC-VCO with High-IRR in a 180 nm CMOS Technology Y. Kobayashi, K. Ohashi, Y. Ito, H. Ito, K. Okada and K. Masu, Tokyo Tech. (Japan)	9:00 E-3-1(Invited) LSI on-chip optical interconnection with Si nano-photonics J. Fujikata ¹ , K. Nishi ¹ , A. Gomyo ¹ , J. Ushida ¹ , T. Ishii ¹ , H. Yukawa ¹ , D. Okamoto ¹ , M. Nakada ¹ , T. Shimizu ¹ , M. Kinoshita ¹ , K. Nose ¹ , M. Mizuno ¹ , T. Tsuchizawa ² , T. Watanabe ² , K. Yamada ² , S. Itabashi ² and K. Ohashi ¹ , ¹ MIRAI-Selete and ² NTT Microsystem Integration Labs. (Japan)	9:00 F-3-1 Fabrication of 3-D Silicon Micro Probes for Neural Recording Using Multi-Step VLS Growth A. Ikeda ¹ , N. Funagayama ¹ , T. Kawashima ¹ , H. Takaoka ^{1,2} , K. Sawada ^{1,2} and M. Ishida ^{1,2} , ¹ Toyohashi Univ. of Tech. and ² CREST-JST (Japan)	9:00 G-3-1(Invited) Class-F Microwave Amplifier Design Using GaAs-HBT and GaN-HEMT K. Honjo, R. Ishikawa, T. Yoshida and C. Zheng, Univ. of Electro-Communications (Japan)	9:00 H-3-1(Invited) Nanowires for Nanoscale Electronics, Biosensors and Energy Applications S. Meister, C. K. Chan, H. Peng and Y. Cui, Stanford Univ. (USA)	9:00 J-3-1 2-bit/cell Characteristics of High-Density and High-Performance SONOS Flash Memory Cell with Recessed Channel Structure K. R. Han, Y. M. Kim, K. H. Park, S. G. Jung, B. K. Choi and J. H. Lee, Kyungpook National Univ. (Korea)

Thursday, September 20

Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 13: Applications of Nanotubes and Nanowires		Area 4: Advanced Memory Technology

Thursday, September 20

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)	Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 5: Advanced Circuits and Systems	Area 7: Photonic Devices and Device Physics	Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 13: Applications of Nanotubes and Nanowires		Area 4: Advanced Memory Technology
9:30 A-3-2 Comprehensive Understanding of PBTI and NBTI reliability of High-k / Metal Gate Stacks with EOT Scaling to sub-1nm M. Sato ¹ , K. Yamabe ² , K. Shiraishi ² , S. Miyazaki ³ , K. Yamada ⁴ , C. Tamura ² , R. Hasunuma ² , S. Inumiya ¹ , T. Aoyama ¹ , Y. Nara ¹ and Y. Ohji ¹ , ¹ Selete, ² Univ. of Tsukuba, ³ Hiroshima Univ. and ⁴ Waseda Univ. (Japan)	9:30 B-3-2 High Performance and Low Leakage CMOS for 45nm Low Power Technology and Beyond J. P. Han ¹ , Y. M. Lee ² , H. Utomo ³ , R. Lindsay ¹ , M. Eller ¹ , J. C. Kim ⁴ , V. Sardesai ³ , V. Chan ³ , S. Fang ³ , J. Holt ³ , T. N. Adam ³ , H. Zhuang ¹ , W. Wille ³ , Z. Lun ² , H. Wang ³ , T. Dyer ³ , J. Yan ¹ , O. J. Kwon ³ , O. S. Kwon ¹ , C. W. Lai ² , T. J. Tang ² , S. S. Tan ² , J. Yuan ³ , J. Li ³ , H. Ng ³ , H. Shang ³ , J. Sudijono ² , D. Schepis ³ , M. Leong ³ , Y. Li ³ , J. H. Ku ⁴ , A. Gutmann ¹ and M. Hierlemann ¹ , ¹ Infineon Technologies AG, ² Chartered Semiconductor Manufacturing Ltd., ³ IBM and ⁴ Samsung Electronics Co., Ltd. (USA)	9:30 C-3-2 Impact of Barrier Metal Sputtering on Low-k SiOCH Films with Various Chemical Structures N. Inoue, N. Furutake, F. Ito, H. Yamamoto, T. Takeuchi and Y. Hayashi, <i>NEC Corp. (Japan)</i>	9:20 D-3-2 Evaluation of Digital Crosstalk Noise on a Differential Input VCO with Various Chemical Structures A. Toya ¹ , Y. Murasaka ² , T. Ohmoto ² and A. Iwata ^{1,2} , ¹ Hiroshima Univ. and ² A-R-Tec Corp. (Japan)	9:30 E-3-2 A Study on the Design and Properties of an SiON/SiO ₂ Waveguide: The Effect of the Substrate on Propagation Loss J. Ushida ¹ , A. Gomyo ¹ , D. Okamoto ¹ , K. Nishi ¹ , K. Ohashi ¹ , T. Watanabe ² , T. Tsuchizawa ² , K. Yamada ² and S. Itabashi ² , ¹ MIRAI- Selete and ² NTT Microsystem Integration Labs. (Japan)	9:15 F-3-2 Demonstration of holes in strained Ge quantum wells with much higher drift mobility and density than that of electrons in strained Si channels M. Myronov ¹ , K. Sawano ¹ , K. M. Itoh ² and Y. Shiraki ¹ , ¹ Musashi Inst. of Tech. and ² Keio Univ. (Japan)	9:30 G-3-2 High-Performance Composite-Channel High Electron Mobility Transistors Grown by Metal Organic Vapor-Phase Epitaxy H. Sugiyama ¹ , T. Kosugi ¹ , H. Yokoyama ¹ , K. Murata ¹ , Y. Yamane ² , M. Tokumitsu ¹ and T. Enoki ¹ , ¹ NTT Corp. and ² NTT Electronics Corp. (Japan)	9:30 H-3-2 Electrical Sensing of Calcium Ions using Silicon Nanowire Array A. Agarwal ¹ , W. L. Wong ^{1,2} , K. L. Yang ² , S. Balakumar ¹ , N. Balasubramanian ¹ and D. L. Kwong ¹ , ¹ Inst. of Microelectronics and ² National Univ. of Singapore (Singapore)		9:20 J-3-2 ESR and PL Study of Charge Trapping Centers in Silicon Nitride Films and Its Verification with Novel ONO-Sidewall 2-bit/cell Nonvolatile Memory A. Toki ¹ , N. Shinohara ¹ , M. Nakano ² , H. Kotaki ² and Y. Kamigaki ¹ , ¹ Kagawa Univ. and ² Sharp Corp. (Japan)
9:50 A-3-3 Performance and Reliability Improvement by Optimized Nitrogen Content of TaSiNx Metal Gate in Metal/HfSiON nFETs T. Onizawa, M. Sato, T. Aoyama, T. Eimori, Y. Nara and Y. Ohji, <i>Selete (Japan)</i>	9:50 B-3-3 In-Depth Study of Two-Dimensional Layout Dependences in Multiple-Stressor CMOS for 45 nm Technology Node High-Performance Applications S. Nakao, K. Kinoshita and S. Ogawa, <i>Selete (Japan)</i>	9:50 C-3-3 Process Induced Damage Analysis of Low-k SiOCH Films Focusing on Siloxane Network and Methyl End Group S. Nakao, T. Y. Tan, K. Kinoshita and S. Ogawa, <i>National Chiao Tung Univ. (Taiwan)</i>	9:50 D-3-3 A New Symmetric Inductor Model for RF Circuits under Single-end and Differential Operations J. C. Guo and T. Y. Tan, <i>National Chiao Tung Univ. (Taiwan)</i>	9:45 E-3-3 Proposal of a Silicon Optical Modulator Based on Inversion-Carrier Absorption T. Hirata, K. Kajikawa, T. Tabei and H. Sunami, <i>Hiroshima Univ. (Japan)</i>	9:30 F-3-3 Pulsed Laser Irradiation of Silicon-Germanium-on-Insulator (Si _{0.17} Ge _{0.83} O ₁) Substrates for Strain Relaxation and Defect Reduction R. Ishikawa ¹ , T. Abe ¹ , M. Shimada ² and K. Honjo ¹ , ¹ Univ. of Electro- Communications and ² NANOTECH Corp. (Japan)	9:45 G-3-3 Low Power Consumption and Low Noise InGaP/GaAs HBT MMIC Amplifier for Full-Band UWB Receiver G. H. Wang ¹ , E. H. Toh ¹ , X. Wang ² , K. M. Hoe ³ , S. Tripathy ¹ , G. Q. Lo ³ , G. Samudra ¹ and Y. C. Yeo ¹ , ¹ National Univ. of Singapore, ² Singapore Inst. of Manufacturing Tech. and ³ Inst. of Microelectronics (Singapore)	9:45 H-3-3 Fabrication of vertically-aligned CNT electrodes using plasma-enhanced CVD for chemical sensors Y. Kojima, S. Kishimoto, M. Okochi, H. Honda and T. Mizutani, <i>Nagoya Univ. (Japan)</i>		9:40 J-3-3 ONO Thickness Dependency of Complementary Bit Disturb in SONOS-type Nonvolatile Memory K. Kikuchi, <i>Spansion Japan Ltd. (Japan)</i>

Thursday, September 20

Thursday, September 20

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)	Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 5: Advanced Circuits and Systems	Area 7: Photonic Devices and Device Physics	Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 13: Applications of Nanotubes and Nanowires		Area 4: Advanced Memory Technology
10:10 A-3-4 nMOSFET Reliability Improvement attributed to the Interfacial Dipole formed by La Incorporation in HfO ₂ . C. Y. Kang ¹ , P. kirsch ² , D. Heh ¹ , C. Young ¹ , P. Sivasubramani ¹ , G. Bersuker ¹ , S. C. Song ¹ , R. Choi ¹ , B. H. Lee ² , J. Lichtenwalner ³ , J. S. Jur ³ , A. I. Kingon ³ and R. Jammy ² , ¹ SEMATECH, ² IBM Assignee and ³ North Carolina State Univ. (USA)	10:10 B-3-4 Is a "Power Optimized" Roadmap Realistic for High Performance Applications? F. Boeuf and T. Skotnicki, <i>STMicroelectronics (France)</i>	10:10 C-3-4 Plasma Cure Process for Porous SiOCH Films using CF ₄ Gas K. Tomioka, J. Nakahira, S. Kondo, S. Ogawa and S. Saito, <i>Selete (Japan)</i>	10:10 D-3-4 Thick Au High-Q Inductor and Its Chip-on-Chip Bonding on an RF IC for Various Frequencies J. Kodate ¹ , K. Kuwabara ¹ , N. Sato ¹ , H. Morimura ¹ , K. Kudou ² , K. Machida ² and H. Ishii ¹ , ¹ NTT Corp. and ² NTT AT (Japan)	10:00 E-3-4 Photoelastic Effect in Silicon Ring Resonator Y. Amemiya, Y. Tanushi, T. Tokunaga and S. Yokoyama, <i>Hiroshima Univ. (Japan)</i>	9:45 F-3-4 Strain-Relaxed Si _{1-x} Ge _x and Strained Si Grown by Sputter Epitaxy H. Hanafusa ¹ , Y. Suda ¹ , A. Kasamatsu ² , N. Hirose ² , T. Mimura ² and T. Matsui ² , ¹ Tokyo Univ. of Agri. and Tech. and ² NICT (Japan)	10:00 G-3-4 Ku-band Compact Multi-layer Monolithic Microwave Digital Attenuator using InP/InGaAs PIN Diodes M. Abe ^{1,2} , K. Murata ^{1,2,3} , T. Ataka ^{1,2} and K. Matsumoto ^{2,3,4,5} , ¹ Olympus Corp., ² NEDO, ³ CREST-JST, ⁴ AIST and ⁵ Osaka Univ. (Japan)	10:00 H-3-4 Comparison of Top gate Structures for Carbon Nanotube Field Effect Transistor Biosensor W. H. Choi ¹ , H. S. Park ¹ , H. M. Kwon ¹ , T. G. Goo ¹ , O. S. Yoo ¹ , M. K. Na ¹ , J. C. Om ² , S. S. Lee ² , G. H. Bae ² , H. D. Lee ¹ and G. W. Lee ¹ , ¹ Chungnam National Univ. and ² Hynix Semiconductor Inc. (Korea)		10:00 J-3-4 Ramping Amplitude Multi-Frequency Charge Pumping Technique for Silicon-Oxide-Nitride-Oxide-Silicon Flash EEPROM Cell Transistors W. H. Choi ¹ , H. S. Joo ¹ , I. S. Han ¹ , S. S. Park ¹ , H. M. Kwon ¹ , T. G. Goo ¹ , O. S. Yoo ¹ , M. K. Na ¹ , J. C. Om ² , S. S. Lee ² , G. H. Bae ² , H. D. Lee ¹ and G. W. Lee ¹ , ¹ Chungnam National Univ. and ² Hynix Semiconductor Inc. (Korea)
					10:15 E-3-5 Magneto-optic Effect in Amorphous Bi ₃ Fe ₅ O ₁₂ Waveguide Sputtered at Room Temperature H. Taura, Y. Shishido, Y. Tanushi, T. Tokunaga and S. Yokoyama, <i>Hiroshima Univ. (Japan)</i>	10:00 F-3-5 A Novel Approach to Fabricate ~ 120 nm Thick Fully Relaxed Ge-on-Insulator S. Balakumar ¹ , K. M. Hoe ¹ , W. Tang ¹ , Y. L. Foo ² , S. Tripathy ² , C. H. Tung ¹ , G. Q. Lo ¹ , N. Balasubramanian ¹ and D. L. Kwong ¹ , ¹ Inst. of Microelectronics and ² Inst. of Materials Research and Engineering (Singapore)	10:15 H-3-5 Development of gas sensors based on tungsten oxide nanowires in a metal/SiO ₂ /metal structure and their sensing responses to NO ₂ R. M. Ko ¹ , Z. F. Wen ¹ , S. J. Wang ¹ , J. K. Lin ¹ , G. H. Fan ¹ , W. I. Shu ¹ and B. W. Liou ² , ¹ National Cheng Kung Univ. and ² WuFeng Inst. of Tech. (Taiwan)		
Break					Break				
Short Presentation P-1 (10:45-12:15) Chair: H. Fukutome (Fujitsu Labs. Ltd.)	Short Presentation P-3 (10:45-12:15) Chair: S. Hayashi (Matsushita Electric Industrial Co., Ltd.)	Short Presentation P-2 and P-12 (10:45-12:15) Chair: S. Ogawa (Selete)	Short Presentation P-5 and P-11 (10:45-12:15) Chair: R. Fujimoto (Toshiba Corp.)	Short Presentation P-7 (10:45-12:15) Chair: M. Sugawara (Fujitsu Labs. Ltd.)	Short Presentation P-8 (10:45-12:15) Chair: H. Yamaguchi (NTT Corp.)	Short Presentation P-6 (10:45-12:15) Chair: M. Kuzuhara (Univ. of Fukui)	Short Presentation P-10 and P-13 (10:45-12:15) Chair: M. Kuzuhara (AIST)	Short Presentation P-9 (10:45-12:15) Chair: T. Kamata (Hokkaido Univ.)	Short Presentation P-4 (10:45-12:15) Chair: I. Asano (Elpida Memory, Inc.)

Thursday, September 20

Thursday, September 20

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)	Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics	Area 12: Spintronic Materials and Devices	Area 5: Advanced Circuits and Systems	Area 7: Photonic Devices and Device Physics	Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 13: Applications of Nanotubes and Nanowires		Area 4: Advanced Memory Technology
A-5: Junction (15:15-16:25) Chairs: B. Mizuno (Ultimate Junction Technologies Inc.) H. Fukutome (Fujitsu Labs. Ltd.)	B-5: Mobility Characterization (15:15-16:35) Chairs: Y. Kamakura (Osaka Univ.) K. Takeuchi (NEC Corp.)	C-5: Symposium on Magnetic Tunnel Junctions and Beyond (15:15-16:45) Chairs: M. Tanaka (The Univ. of Tokyo) K. Ando (AIST)	D-5: RF CMOS Circuits and Systems (15:15-16:15) Chairs: K. Masu (Tokyo Tech.) T. Matsuoka (Osaka Univ.)	E-5: Special Session: Photonic Crystals and Si Photonics III (15:15-16:30) Chairs: M. Tokushima (NEC Corp.) O. Wada (Kobe Univ.)	F-5: Group-IV Semiconductors II (15:15-16:30) Chairs: K. Nishi (NEC Corp.) H. Yamaguchi (NTT Basic Research Labs.)	G-5: High-Speed Devices and ICs II (15:15-16:15) Chairs: S. Kuroda (Eudyna Devices Inc.) K. Maezawa (Univ. of Toyama)	H-5: Nanowire Growth and Devices I (15:15-16:30) Chairs: J. Motohisa (Hokkaido Univ.) T. Fukui (Hokkaido Univ.)		J-5: PRAM (15:15-16:25) Chairs: M. Moniwa (Renesas Technology Corp.) I. Asano (Elpida Memory, Inc.)
15:15 A-5-1(Invited) Study of Dopant Diffusion and Defect Evolution for Advanced Ultra Shallow Junctions based on Atomistic Modeling T. Noda ¹ , W. Vandervorst ² , S. Felch ³ , V. Parihar ³ , C. Vrancken ² , S. Severi ² , T. Y. Hoffmann ² , A. Falpin ² , B. van Daele ² , T. Jannssens ² , H. Bender ² , P. Eyben ² , M. Niwa ¹ , R. Schreutelkamp ³ , F. Nouri ³ , P. P. Absil ² , M. Jurczak ² , K. De Meyer ² and S. Biesemans ² , ¹ Matsushita Electric Industrial Co., Ltd., ² IMEC and ³ AMAT (Japan)	15:15 B-5-1 Experimental Study of Uniaxial Stress RAM (STT-RAM) Effects on Coulomb-limited Electron and Hole Mobility in Si-MOSFETs T. Noda ¹ , S. Kobayashi, M. Saitoh, Y. Nagai, A. Driskill-Smith and E. Chen, <i>Grandis, Inc.</i> (USA)	15:15 C-5-1(Invited) Spin Transfer Torque RAM (STT-RAM) Technology Y. Huai, Z. Diao, Y. Ding, A. Panchula, S. Wang, Z. Li, D. Apalkov, X. Luo, H. Nagai, A. Driskill-Smith and E. Chen, <i>Grandis, Inc.</i> (USA)	15:15 D-5-1(Invited) RF CMOS Circuits-Overview and Perspective T. Tsukahara, <i>Univ. of Aizu (Japan)</i>	15:15 E-5-1 Thermal Modulation of Group Delay of Pillar-Photonic-Crystal Waveguide M. Tokushima, <i>NEC Corp. (Japan)</i>	15:15 F-5-1(Invited) Bottom-up approach for the nanopatterning of Si(001) R. Koch, <i>Johannes Kepler Univ. (Austria)</i>	15:15 G-5-1 A 7.6-ps Pulse Generator Using 0.13-μm InP-based HEMTs for Ultra Wide-Band Impulse Radio Systems Y. Nakasha ¹ , Y. Kawano ¹ , T. Suzuki ¹ , T. Ohki ² , T. Takahashi ¹ , K. Makiyama ¹ , T. Hirose ² and N. Hara ¹ , ¹ Fujitsu Ltd. and ² Fujitsu Labs. Ltd. (Japan)	15:15 H-5-1(Invited) III-V semiconductor hetero-structure nanowires by selective area MOVPE T. Fukui, S. Hara and J. Motohisa, <i>Hokkaido Univ. (Japan)</i>		15:15 J-5-1(Invited) Current Status and Future View of Phase Change Memory Y. Matsui, <i>Hitachi, Ltd. (Japan)</i>
15:45 A-5-2 Electron Holography Characterization of Ultra-Shallow Junctions in 30-nm Gate-length MOS-FETs N. Ikarashi ¹ , M. Oshida ¹ , M. Miyamura ¹ , M. Saitoh ¹ , A. Mineji ² and S. Shishiguchi ² , ¹ NEC Corp. and ² NEC Electronics Corp. (Japan)	15:35 B-5-2(Invited) Physical Mechanism for Hole Mobility Enhancement in (110)-Surface Strained-Si/Strained-SiGe Structures with Anisotropic/Biaxial Strain T. Mizuno ^{1,3} , T. Takeuchi ² and T. Irisawa ² , N. Hirashita ² , Y. Moriyama ² , T. Tezuka ² , N. Sugiyama ² and S. Takagi ^{1,4} , ¹ MIRAI-AIST, ² MIRAI-ASET, ³ Kanagawa Univ. and ⁴ Univ. of Tokyo (Japan)	15:45 C-5-2(Invited) Structural Study on CoFeB/MgO/CoFeB Magnetic Tunnel Junctions K. Tsunekawa ^{1,2} , Y. Choi ¹ , Y. Nagamine ¹ , H. Maehara ¹ , D. D. Djayaprawira ¹ , T. Takeuchi ² and T. Irisawa ² , N. Hirashita ² , Y. Kitamoto ² , ¹ Canon ANELVA Corp. and ² Tokyo Tech. (Japan)	15:45 D-5-2(Invited) Compensation techniques for integrated analog device issues A. Matsuzawa, <i>Tokyo Tech. (Japan)</i>	15:30 E-5-2(Invited) Plasmonic Crystals and Nanophotonic Sensing Devices T. A. Kelf ¹ , Y. Sugawara ² , R. M. Cole ³ , N. M. B. Perney ³ , J. J. Baumberg ³ , M. E. Abdelsalam ³ and P. N. Bartlett ³ , ¹ Hokkaido Univ., ² FUJIFILM Corp. and ³ Univ. of Southampton (Japan)	15:45 F-5-2 Plasma Deposition of HfO ₂ and TiO ₂ onto Plasma-Nitrided Ge Surfaces S. Lee ¹ , G. Lucovsky ¹ , J. P. Long ¹ and J. Lüning ² , ¹ North Carolina State Univ. and ² Stanford Synchrotron Research Lab. (USA)	15:30 G-5-2 Novel MOBILE Circuits Using 3 RTDs Operating up to 12.5 Gb/s H. Kim, N. Jeon and K. Seo, <i>Seoul National Univ. (Korea)</i>	15:45 H-5-2 InP Nodes in GaP-based Free-standing Nanowires on Si(111) K. Tateno, G. Zhang, T. Sogawa and H. Nakano, <i>NTT Corp. (Japan)</i>		15:45 J-5-2 Three-Dimensional Electro-Thermal Compact Model for Reset Operation of Phase Change Memories A. Sakai, K. Sonoda, M. Moniwa, K. Ishikawa, O. Tsuchiya and Y. Inoue, <i>Renesas Tech. Corp. (Japan)</i>

Thursday, September 20

Thursday, September 20

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)	Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics	Area 12: Spintronic Materials and Devices		Area 7: Photonic Devices and Device Physics	Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 13: Applications of Nanotubes and Nanowires		Area 4: Advanced Memory Technology
16:05 A-5-3 Si _{1-x} Gex/Si Selective Etch with HCl for Thin Si-Channel Transistors Integration N. Loubet ¹ , S. Denorme ¹ , A. Pouydebasque ² , F. Leverd ¹ , P. Gouraud ¹ , C. Tallaron ¹ , T. Skotnicki ¹ and D. Dutartre ¹ , ¹ STMicroelectronics and ² NXP Semiconductors (France)	15:55 B-5-3 Behavior of Low-Temperature Phonon-Limited Electron Mobility of Double-Gate Field-Effect Transistor with (111) Si Surface Channel T. Yamamura, S. Sato and Y. Omura, <i>Kansai Univ. (Japan)</i>	16:15 C-5-3(Invited) Giant TMR in CoFeB/MgO/CoFeB Magnetic Tunnel Junctions S. Ikeda ¹ , J. Hayakawa ^{2,1} , Y. M. Lee ^{1,3} , K. Miura ^{2,1} , R. Sasaki ¹ , F. Matsukura ¹ , T. Meguro ¹ and H. Ohno ¹ , ¹ Tohoku Univ., ² Hitachi, Ltd. and ³ Fujitsu Labs. Ltd. (Japan)		16:00 E-5-3 Application of Surface-Plasmon Antenna to Near-Infrared Photodetectors for Optical Communication D. Okamoto, J. Fujikata, K. Nishi and K. Ohashi, <i>NEC Corp. (Japan)</i>	16:00 F-5-3 A Novel Process-Compatible Floating Channel Crystallization Technique to Fabricate High-Performance Poly-Si TFTs C. W. Chang ¹ , J. W. Lee ² , C. L. Chang ¹ and T. F. Lei ¹ , ¹ National Chiao Tung Univ. and ² TSMC (Taiwan)	15:45 G-5-3 Ultra-Short Pulse Generators Using Resonant Tunneling Diodes and Their Integration with Antennas on Ceramic Substrates N. Kamegai ¹ , S. Kishimoto ¹ , K. Maezawa ² , T. Mizutani ¹ , H. Andoh ³ , K. Akamatsu ⁴ and H. Nakata ⁴ , ¹ Nagoya Univ., ² Univ. of Toyama, ³ Toyota National College of Tech. and ⁴ Nippon Mining & Metals Co., Ltd. (Japan)	16:00 H-5-3 CMOS Compatible Si-Nanowire Inverter Logic Gate for Low Power Applications N. Singh, K. D. Buddharaju, S. C. Rustagi, S. H. G. Teo, A. Agarwal, L. Y. Wong, L. J. Tang, C. H. Tung, J. Yu, G. Q. Lo, N. Balasubramanian and D. L. Kwong, <i>Inst. of Microelectronics (Singapore)</i>		16:05 J-5-3 Comprehensive HSPICE Model of Phase Change Memory Cell for Static and Transient Programming D. S. Chao ^{1,2} , Y. K. Chen ³ , Y. B. Liao ³ , M. H. Chiang ³ , C. Lien ² , M. J. Kao ¹ and M. J. Tsai ¹ , ¹ EOL/ITRI, ² National Tsing Hua Univ. and ³ National Ilan Univ. (Taiwan)
16:15 B-5-4 Mobility Degradation in (110)-Oriented Ultra-thin Body Double-Gate pMOSFETs with SOI Thickness of less than 5nm K. Shimizu and T. Hiramoto, <i>Univ. of Tokyo (Japan)</i>		16:15 E-5-4 Cavity mode in trilayer Ag/SiO ₂ /Au plasmonic thermal emitter M. W. Tsai, Y. W. Jiang, C. Y. Chen, Y. H. Ye and S. C. Lee, <i>National Taiwan Univ. (Taiwan)</i>		16:15 F-5-4 Low Temperature Ultra-thin Hafnium Oxide Dielectrics by Sputtering of Hf Metal on Tilted Substrate Followed by Nitric Acid Oxidation then Anodization Compensation in D. I. Water C. H. Chang and J. G. Hwu, <i>National Taiwan Univ. (Taiwan)</i>	16:00 G-5-4 High Tuning-Range VCO Using a Gated Tunnel Diode M. Ärlélid, M. Nilsson, G. Astromskas, E. Lind and L. E. Wernersson, <i>Lund Univ. (Sweden)</i>	16:15 H-5-4 Silicon Nanowire Schottky Barrier NMOS Transistors E. J. Tan ^{1,2,3} , K. L. Pey ¹ , N. Singh ² , G. Q. Lo ² , D. Z. Chi ³ , K. M. Hoe ² , P. S. Lee ¹ and G. D. Cui ¹ , ¹ Nanyang Technological Univ., ² Inst. of Microelectronics and ³ Inst. of Materials Research and Engineering (Singapore)			
Break					Break				

Thursday, September 20

Thursday, September 20

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)	Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)
Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics	Area 12: Spintronic Materials and Devices		Area 7: Photonic Devices and Device Physics	Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 13: Applications of Nanotubes and Nanowires		Area 4: Advanced Memory Technology
A-6: Reliability-II (16:45-18:05) Chairs: K. Shiraishi (Univ. of Tsukuba) Y. Nara (Selete)	B-6: Device Technology (16:45-18:05) Chairs: K. Shibahara (Hiroshima Univ.) H. C. Lin (National Chiao Tung Univ.)	C-6: Symposium on Magnetic Tunnel Junctions and Beyond (17:00-18:00) Chairs: K. Ando (AIST) M. Tanaka (Univ. of Tokyo)		E-6: Detectors and Sensors (16:45-18:00) Chairs: M. Gotoda (Mitsubishi Electric Corp.) M. Sugawara (Fujitsu Labs. Ltd.)	F-6: Group-IV Semiconductors III (16:45-17:45) Chairs: R. Koch (Johannes Kepler Univ.) S. Shimomura (Ehime Univ.)	G-6: Process and Characterization (16:45-18:00) Chairs: A. Nakagawa (New Japan Radio Co., Ltd.) K. J. Chen (Hong Kong Univ. of Sci. and Tech.)	H-6: Nanowire Growth and Devices II (16:45-17:45) Chairs: K. Tateno (NTT) K. Ishibashi (RIKEN)		J-6: ReRAM (16:45-17:55) Chairs: K. Ito (NEC Corp.) Y. Shimamoto (Hitachi Ltd.)
16:45 A-6-1 Effects of O ₂ Plasma Treatment on the Reliabilities of Metal Gate/High-k Dielectric MOSFETs K. T. Lee ^{1,5} , C. Y. Kang ² , R. Choi ² , S. C. Song ² , B. H. Lee ^{2,3} , H. D. Lee ^{4,5} and Y. H. Jeong ¹ , ¹ Pohang Univ. of Sci. and Tech., ² SEMATECH, ³ IBM, ⁴ Chungnam National Univ. and ⁵ Univ. of Texas at Austin (Korea)	16:45 B-6-1 Modeling of Floating-Body Effect in SOI-MOSFET with Complete Surface-Potential Description T. Murakami, M. Ando, N. Sadachika and M. Miura-Mattausch, Hiroshima Univ. (Japan)	17:00 C-6-1(Invited) Giant TMR and future nonvolatile memory S. S. P. Parkin, <i>IBM (USA)</i>		16:45 E-6-1 In(Ga)As Quantum Rings for Terahertz Detectors J. H. Dai, J. H. Lee, Y. L. Lin and S. C. Lee, <i>National Taiwan Univ. (Taiwan)</i>	16:45 F-6-1 MBE-grown Ge _{1-x} C _x nanocrystals by using a novel bio-nanoprocess due to protein "ferritin" Y. Nakama, J. Ohta and M. Nunoshita, <i>NAIST (Japan)</i>	16:45 G-6-1 Dynamic response of interface state charges in GaN MIS structures K. Ooyama ^{1,2} , H. Kato ¹ , M. Miczek ¹ and T. Hashizume ¹ , ¹ Hokkaido Univ. and ² Sumitomo Metal Mining (Japan)	16:45 H-6-1 Poly-Si Nanowire Thin-Film Transistors with Inverse-T Gate H. H. Hsu ¹ , H. C. Lin ^{1,2} , J. F. Huang ¹ and C. J. Su ¹ , ¹ National Chiao Tung Univ. and ² National Nano Device Labs. (Taiwan)		16:45 J-6-1(Invited) Current Development Status and Future Challenge of Metal Oxide RRAM Technologies N. Awaya, <i>Sharp Corp. (Japan)</i>
17:05 A-6-2 The origin of slow and fast trapping under Bias Temperature Instability in HfSiO MOSFET M. Jo ¹ , H. Park ¹ , M. Chang ¹ , H. S. Jung ² , J. H. Lee ² and H. Hwang ¹ , ¹ GIST and ² Samsung Electronics Co., Ltd. (Korea)	17:05 B-6-2 Device Performance and Reliability Considerations of Biaxially Strained Si by Wafer-Bonding-Technology W. Y. Loh ¹ , D. S. H. Chan ² , D. Y. J. Choo ^{1,2} , S. M. Koh ^{1,2} , R. Yang ¹ , X. W. Zhang ¹ , C. Cai ³ , G. Q. Lo ¹ and D. L. Kwong ¹ , ¹ Inst. of Microelectronics, ² National Univ. of Singapore and ³ IHP (Singapore)	17:30 C-6-2(Invited) Spin Injection and Transport in Ferromagnet/semiconductor Structures C. J. Palmstrom, <i>Univ. of Minnesota (USA)</i>		17:00 E-6-2 Design of a spin-coherent photo detector for high-fidelity and high-yield photon-spin quantum state transfer Y. Rikitake ^{1,2} , H. Imamura ^{1,2} and H. Kosaka ^{1,3} , ¹ CREST-JST, ² AIST and ³ Tohoku Univ. (Japan)	17:00 F-6-2 Enhancement of crystal growth rate of Bio-Nano Crystallization by Pulsed Rapid Thermal Annealing M. Ochi ¹ , Y. Nanjo ¹ , Y. Sugawara ¹ , Y. Uraoka ¹ , T. Fuyuki ¹ , M. Okuda ² and I. Yamashita ^{1,2} , ¹ NAIST and ² Matsushita Electric Industrial Co., Ltd. (Japan)	17:00 G-6-2 Temperature dependence of current-voltage characteristics for AlGaN-based vertical conducting diodes A. Nishikawa, K. Kumakura and T. Makimoto, <i>NTT Corp. (Japan)</i>	17:00 H-6-2 Strained Ge-rich SiGe Nanowire pFETs with High-k/Metal Gate Fabricated using Germanium Condensation Technique Y. Jiang ^{1,2} , N. Singh ¹ , D. S. H. Chan ² , T. Y. Liow ^{1,2} , W. Y. Loh ¹ , S. Balakumar ¹ , Y. Sun ¹ , G. Q. Lo ¹ and D. L. Kwong ^{1,2} , ¹ Inst. of Microelectronics and ² National Univ. of Singapore (Singapore)		17:15 J-6-2 Elucidation of ReRAM Mechanism and Improvement of Memory Characteristics by HPHA D. Seong, D. Lee, S. Oh, M. Pyun and H. Hwang, <i>GIST (Korea)</i>

Thursday, September 20

Thursday, September 20

Room 101 (A)	Room 102 (B)	Room 201A (C)	Room 201B (D)	Room 202A (E)	Room 202B (F)	Room 303 (G)	Room 304 (H)	Room 405 (I)	Room 406 (J)	
Area 1: Advanced Gate Stack/Si Processing Science	Area 3: CMOS Devices/Device Physics			Area 7: Photonic Devices and Device Physics	Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 13: Applications of Nanotubes and Nanowires		Area 4: Advanced Memory Technology	
17:25 A-6-3 A Comparative Study of Plasma Source-Dependent Charging Polarity in MOSFETs with High-k and SiO ₂ Gate Dielectrics K. Eriguchi ¹ , M. Kamei ¹ , D. Hamada ¹ , K. Okada ² and K. Ono ¹ , ¹ Kyoto Univ. and ² MIRAI-AIST (Japan)	17:25 B-6-3 LDMOS Model for Device and Circuit Optimization M. Yokomichi, M. Miyake, T. Kajiwara, N. Sadachika, A. Yumisaki, H. J. Mattausch and M. Miura-Mattausch, Hiroshima Univ. (Japan)			17:15 E-6-3 Functional Enhancement of Metal-Semiconductor-Metal (MSM) Infrared Photodetectors on Heteroepitaxial SiGe-on-Si Using the Anodic Oxidation/Passivation Method R. W. Chuang ¹ , Z. L. Liao ¹ , H. T. Chiang ¹ and N. Usami ² , ¹ National Cheng Kung Univ. and ² Tohoku Univ. (Taiwan)	17:15 F-6-3 Compositionally Bi-layered Formation of Interfacial Voids in a Porous Anodic Alumina Template Directly Formed on Si H. S. Seo ¹ , Y. G. Jung ¹ , S. W. Jee ¹ , J. M. Yang ² and J. H. Lee ¹ , ¹ Hanyang Univ. and ² National Nanofab Center (Korea)	17:15 G-6-3 Investigations of Metal/Insulator/AlGaN/GaN Structures by Capacitance-Voltage Measurements and Auger Chemical Profiling W. F. Yang ¹ , S. J. Lee ¹ , S. J. Whang ¹ , B. Adamowicz ¹ , M. Miczek ^{1,2} , T. Hashizume ² , A. Klimasek ¹ , P. Bobek ¹ and J. Źywicki ³ , ¹ Silesian Univ. of Tech., ² Hokkaido Univ. and ³ High-Tech International Services Inc. (Poland)	17:15 H-6-3 High quality Si _{1-x} Gex nanowire and its application to MOSFET integrated with HfO ₂ /TaN/Ta gate stack L. F. Liu, J. F. Kang, H. Tang, N. Xu, Y. Wang, X. Y. Liu, X. Zhang and R. Q. Han, Peking Univ. (China)		17:35 J-6-3 Gd doping improved resistive switching characteristics of TiO ₂ -based resistive memory devices L. F. Liu, J. F. Kang, H. Tang, N. Xu, Y. Wang, X. Y. Liu, X. Zhang and R. Q. Han, Peking Univ. (China)	
17:45 A-6-4 Suppression of Gate-Edge Metamorphoses of Metal/High-k Gate Stack by Low-Temperature, Cl-Free SiN Offset Spacer and its Impact on Scaled MOSFETs N. Mise, T. Matsuki, T. Watanabe, T. Robata, T. Morooka, T. Eimori and Y. Nara, <i>Selete</i> (Japan)	17:45 B-6-4 A New Insulated Gate Bipolar Transistor Structure employing an Embedded Over-current Protection Device I. H. Ji ¹ , K. H. Cho ¹ , Y. H. Choi ¹ , S. S. Kim ² , K. H. Oh ² , C. M. Yun ² and M. K. Han ¹ , ¹ Seoul National Univ. and ² Fairchild Semiconductor (Korea)			17:30 E-6-4 A MSM Photodetector on p-type GaN for UV Image system H. B. Lee, H. I. Cho, J. H. Lee and S. H. Hahn, Kyungpook National Univ. (Korea)	17:30 F-6-4 Computational Chemistry Study of Diamond-like Carbon: Functions and Structure Control by Frictional Force Y. Morita, T. Shibata, T. Onodera, R. Sahnoun, M. Koyama, H. Tsuboi, N. Hatakeyama, A. Endou, H. Takaba, M. Kubo, C. A. Del Carpio and A. Miyamoto, Tohoku Univ. (Japan)	17:30 G-6-4 Shuttle Activation Annealing of Implanted Al in 4H-SiC T. Watanabe, R. Hattori, M. Imaizumi and T. Oomori, Mitsubishi Electric Corp. (Japan)	17:30 H-6-4 Epitaxial insertion of AuSi nanodiscs during the growth of silicon nanowires H. D. Um, Y. G. Jung, H. S. Seo, K. T. Park and J. H. Lee, Hanyang Univ. (Korea)			
				17:45 E-6-5 MOVPE Prepared ZnO/Si Heterojunction Diodes with Dual Functions: Light-Emission and UV Photo-Detection J. D. Ye ¹ , S. L. Gu ² , X. W. Sun ^{1,3} , G. Q. Lo ¹ , D. L. Kwong ¹ and Y. D. Zheng ² , ¹ Inst. of Microelectronics, ² Nanjing Univ. and ³ Nanyang Technological Univ. (Singapore)	17:45 G-6-5 Silicon oxide Gate Dielectric on N-Type 4H-SiC Prepared by Low Thermal Budget Anodization Method K. C. Chuang and J. G. Hwu, National Taiwan Univ. (Taiwan)					

18:30-20:30 Rump Session Room 101(A) "Oxide Electronics -Status and Outlook-" Room 102(B) "New Materials meet Advanced Silicon Technology"

Thursday, September 20

18:30-20:30 Rump Session Room 101(A) "Oxide Electronics -Status and Outlook-" Room 102(B) "New Materials meet Advanced Silicon Technology"	18:30-20:30 Rump Session Room 101(A) "Oxide Electronics -Status and Outlook-" Room 102(B) "New Materials meet Advanced Silicon Technology"
---	---