

Wednesday, September 13

MAIN HALL, 1F

PL: Opening Session (10:00–12:20)

Chairpersons: T. Hiramoto, Univ. of Tokyo and Y. Hirayama, Tohoku Univ.

10:00 PI-0

Welcome Address and Award Presentation
H. Sakaki, Univ. of Tokyo

10:40 PL-1 (Plenary)

Nano-CMOS & Emerging Technologies–Myths and Hopes
T. Skotnicki, STMicroelectronics, France

11:30 PL-2 (Plenary)

MEMS as Key Components for Systems
M. Esashi, Tohoku Univ., Japan

12:20-14:00 Lunch

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 7: Photonic Devices and Device Physics	Area 5: Advanced Circuits and Systems	Area 10: Organic Materials Science, Device Physics, and Applications	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 4: Advanced Memory Technology	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 3: CMOS Devices/Device Physics	Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 1: Advanced Gate Stack / Si Processing Science
A-1: Novel Devices and Characterization (14:00-15:45) Chairs: J. Motohisa (Hokkaido Univ.) Y. Nakamura (NEC)	B-1: Special Session ; Photonic Crystals and Si Photonics I (14:00-16:00) Chairs: S. Noda (Kyoto Univ.) M. Tokushima (NEC)	C-1: MEMS and Modeling (14:00-15:20) Chairs: T. Komuro (Agilent Technologies International Japan) K. Masu (Tokyo Tech)	D-1: Organic Light Emitting Diodes (14:00-15:45) Chairs: Y. Ohmori (Osaka Univ.) T. Sano (Sanyo Electric)	E-1: High-Speed Devices and Ics (14:00-15:45) Chairs: K. Maezawa (Nagoya Univ.) S. Yamahata (NTT)	F-1: FeRAM (14:00-15:50) Chairs: T. Eshita (Fujitsu) H. S. Jeong (Samsung Electronics)	G-1: Advanced Metallization (14:00-15:50) Chairs: S. Ogawa (Selete/Matsushita) K. Ueno (Shibaura Institute of Technology)	H-1: CMOS Performance Enhancement Technology I (14:00-16:00) Chairs: K. Shibahara (Hiroshima Univ.) D. Hisasmoto (Hitachi)	I-1: Nanostructure Fabrication (14:00-15:45) Chairs: T. Sogawa (NTT) K. Yamaguchi (Univ. of Electro-Communications)	J-1: Metal/High-k Gate Stack (14:00-16:00) Chairs: Y. Nara (Selete) J. Yugami (Renesas)
		C-1: MEMS and Modeling (15:20-16:20) Chairs: T. Hamasaki (Texas Instruments Japan) M. Horiguchi (Renesas)							

Room 411/412 (A)

14:00 A-1-1 (Invited)
Nanowire Field Effect Transistor
L. E. Wernersson,
Lund Univ., Sweden

Room 413 (B)

14:00 B-1-1 (Invited)
Control of Light Emission and Propagation in Semiconductor Photonic Nanostructures
T. Baba, *Yokohama National Univ., Japan*

Room 414/415 (C)

14:00 C-1-1 (Invited)
Low-Voltage Operated Piezoelectric Tunable Capacitor for Reconfigurable RF Systems
T. Kawakubo, T. Nagano, M. Nishigaki and K. Itaya, *Toshiba Corp., Japan*

Room 416/417 (D)

14:00 D-1-1 (Invited)
Highly Efficient Carrier Injection and Transport in Organic Light Emitting Diodes
C. Adachi, *Kyushu Univ., Japan*

Room 418 (E)

14:00 E-1-1 (Invited)
InP-based High-speed Transistors and their IC Applications
K. Murata, K. Sano, H. Fukuyama, T. Kosugi, M. Nakamura, K. Kurishima, M. Tokumitsu and T. Enoki, *NTT Corp., Japan*

Room 419 (F)

14:00 F-1-1 (Invited)
Overview and Future Challenge of FeRAM Technologies
Y. Kato, H. Tanaka, K. Isogai, K. Kaibara, Y. Kaneko and Y. Shimada, *Matsushita Electric, Japan*

Room 501 (G)

14:00 G-1-1 (Invited)
Carbon Nanotube via Technologies for Advanced Interconnect Integration
M. Nihei^{1,2}, A. Kawabata^{1,2}, T. Hyakushima¹, S. Sato^{1,2}, T. Nozue¹, D. Kondo^{1,2}, H. Shioya^{1,2}, T. Iwai^{2,3}, M. Ohfuti^{1,2} and Y. Awano^{1,2}, ¹Selete, ²Fujitsu Ltd. and ³Fujitsu Labs., Japan

Room 502 (H)

14:00 H-1-1 (Invited)
Direct Silicon Bonded (DSB) Mixed Orientation Substrate for High Performance Bulk CMOS Technology
C. Y. Sung, H. Yin, H. Ng, K. L. Saenger, G. Pfeiffer, V. Chan, R. Zhang, J. Li, J. A. Ott, R. Bendernagel, S. B. Ko, Z. Ren, X. Chen, V. Ku, Z. J. Luo, N. Rovedo, K. Fogel, M. Khare, G. Shahidi and S. Crowder, *IBM, USA*

Room 511/512 (I)

14:00 I-1-1 (Invited)
GaN-based Quantum Wires, Discs, and Dots with Novel Electronic Properties
K. H. Ploog, *Paul Drude Inst. for Solid State Electronics, Germany*

Small Auditorium (J)

14:00 J-1-1 (Invited)
Towards Metal-gate/high-k Integration for High Performance CMOS Technology
E. Cartier, *IBM, USA*

14:30 A-1-2
Infrared detection with silicon nano transistors
K. Nishiguchi¹, Y. Ono¹, A. Fujiwara¹, H. Yamaguchi¹, H. Inokawa² and Y. Takahashi³, ¹NTT Corp., ²Shizuoka Univ. and ³Hokkaido Univ., Japan

14:30 B-1-2 (Invited)
All-Optical Switching and Control of Si Photonic Crystal Nanocavities
M. Notomi, *NTT Corp., Japan*

14:30 C-1-2 (Invited)
MEMS Packaging for RF Switch
T. Seki, *OMRON, Japan*

14:30 D-1-2
Top emission organic light emitting diodes with double metal layer anode
C. R. Tsai, F. S. Juang, L. W. Ji, Y. S. Tsai and C. C. Liu, *National Formosa Univ., Taiwan*

14:30 E-1-2
High Power and Stable Oscillations in the RTD Pair Oscillator ICs Fabricated with Metamorphic RTDs
K. Maezawa¹, Y. Ookawa¹, S. Kishimoto¹, T. Mizutani¹, M. Takakusaki² and H. Nakata², ¹Nagoya Univ. and ²Nippon Mining & Metals Co., Ltd., Japan

14:30 F-1-2
Full-Bit Functional, High-Density 8Mb 1T-1C FRAM Embedded Within a Low-Power 130nm Logic Process
K. R. Udayakumar¹, T. S. Moise¹, S. R. Summerfelt¹, F. G. Celi¹, G. Shinn¹, K. Boku¹, K. Remack¹, A. Haider¹, D. Anderson¹, J. Gertas¹, Y. Obeng¹, G. Albrecht¹, J. S. Martin¹, J. Rodriguez¹, B. Khan¹, S. Aggarwal¹, N. Schauer¹, H. McAdams¹, and A. Mckerrow¹, J. Eliason², J. Groat², R. Bailey², G. R. Fox², E. Jabillo² and J. Walbert², ¹Texas Instruments Inc. and ²Ramtron International Corp., USA

14:30 G-1-2
Ti-barrier Metal for Robust and Reliable 45nm Node Porous Low-k/Copper Interconnects
K. Higashi¹, H. Yamaguchi¹, T. Yosho¹, A. Sakata¹, S. Omoto¹, S. Yamashita¹, T. Fujimaki¹, Y. Enomoto², N. Matsunaga¹ and H. Shibata¹, ¹Toshiba Corp. and ²Sony Corp., Japan

14:30 H-1-2 (Invited)
Strained-Silicon Transistors with Silicon-Carbon Source/Drain
Y. C. Yeo, *National Univ. of Singapore, Singapore*

14:30 I-1-2 (Invited)
Functions and Device Applications of Quantum-sized Silicon
N. Koshida, *Tokyo Univ. of Agriculture and Technology, Japan*

14:45 A-1-3
High-Resolution Measurement of Ultra-Shallow Structures by Scanning Spreading Resistance Microscopy
L. Zhang, K. Ohuchi, K. Adachi, M. Tomita, K. Ishimaru, M. Takayanagi and A. Nishiyama, *Toshiba Corp., Japan*

14:45 D-1-3
The Experiment and Simulation Study Top Emission PLEDs Using LiF/Ag/ITO Cathode
C. W. Teng¹, Y. H. Lu¹, Y. C. Tsai¹, K. Y. Chang¹, S. H. Chou¹, K. C. Liu¹, L. C. Chen², Y. C. Fang³ and H. E. Huang³, ¹Chang Gung Univ., ²DELTA OPTOELECTRONICS and ³CSIST, Taiwan

14:45 E-1-3
High-speed and Low-Power NRZ Delayed Flip-Flop Circuit Using RTD/HEMT Integration Technology
H. Kim, S. Yeon and K. Seo, *Seoul National Univ., Korea*

14:50 F-1-3
Formation of Ferroelectric Sr₂(Ta_{1-x}, Nb_x)₂O₇ Thin Film on Amorphous SiO₂ by Microwave-Excited Plasma Enhanced Metalorganic Chemical Vapor Deposition
I. Takahashi, K. Funaiwa, K. Azumi, S. Yamashita, Y. Shirai, M. Hirayama, A. Teramoto, S. Sugawa and T. Ohmi, *Tohoku Univ., Japan*

14:50 G-1-3
Key mechanisms for improved EM lifetime of CoWP capped Cu interconnects
Y. Kakuhara¹, N. Kawahara¹, K. Ueno² and N. Oda¹, ¹NEC Corp. and ²Shibaura Inst. of Tech., Japan

14:40 J-1-2
Demonstration of Low Vt NMOSFETs Using Thin HfLaO in ALD TiN/HfSiO Gate Stack
C. S. Park¹, S. C. Song¹, G. Bersuker¹, H. N. Alshareef², B. S. Ju¹, P. Majhi³, B. H. Lee⁴, R. Jammy⁴, H. K. Park⁵, M. S. Joo⁶, J. Pu⁶ and B. J. Cho⁶, ¹SEMATECH, ²Texas Instruments, ³Intel, ⁴IBM Assignee, ⁵GIST and ⁶NUS, USA

Room 411/412 (A)

15:00 A-1-4
Imaging of interference between incident and reflected electron waves at an InAs/GaSb heterointerface by low-temperature scanning tunneling spectroscopy
K. Suzuki¹, K. Kanisawa¹, S. Perraud^{1,2}, M. Ueki³, K. Takashina¹ and Y. Hirayama^{1,4,5},
¹NTT Corp., ²CNRS, ³NTT Electronics Techno Corp., ⁴SORST-JST and ⁵Tohoku Univ., Japan

Room 413 (B)

15:00 B-1-3
Photonic Crystal Nanocavity Continuous-wave Laser Operation at Room Temperature
M. Nomura, S. Iwamoto, K. Watanabe, N. Kumagai, Y. Nakata, S. Ishida and Y. Arakawa, *Univ. of Tokyo, Japan*

Room 414/415 (C)

15:00 C-1-3
A Capacitive-Sensing Scheme for Control of Adaptive MEMS Device Stacked on CMOS LSI
T. Shimamura¹, H. Morimura¹, K. Kuwabara¹, N. Sato¹, J. Terada¹, M. Ugajin¹, S. Shigematsu¹, K. Machida², M. Nakanishi¹ and H. Ishii¹, ¹NTT Microsystem Integration Labs. and ²NTT Advanced Technology Corp., Japan

15:20 C-1-4
Equivalent Circuit Model for On-Chip Variable Inductor
T. Yammouch, K. Ishida, K. Okada and K. Masu, *Tokyo Tech, Japan*

Room 416/417 (D)

15:00 D-1-4
Simulation for double ultra-thin separately doped red organic light-emitting diode
S. H. Wang¹, T. S. Li¹, F. S. Juang² and Y. S. Tsai², ¹Kun-Shan Univ. and ²National Formosa Univ., Taiwan

15:15 D-1-5
Black film improving the contrast ratio of organic light emitting diodes
Y. L. Wu¹, Y. C. Lin¹, F. S. Juang² and Y. K. Su³, ¹National Changhua Univ. of Education, ²National Formosa Univ. and ³National Cheng Kung Univ., Taiwan

Room 418 (E)

15:00 E-1-4
Effect of flatness of heterointerfaces on device performance of InP-based HEMTs
I. Watanabe¹, K. Shinohara¹, T. Kitada², S. Shimomura², A. Endoh³, Y. Yamashita³, T. Mimura³, S. Hiyamizu² and T. Matsui¹, ¹National Inst. of Information and Communications Technology, ²Osaka Univ. and ³Fujitsu Labs. Ltd., Japan

15:15 E-1-5
Thermally-stable gate technologies for InAlAs/InGaAs/InP HEMTs
L. Wang, W. Zhao and I. Adesida, *Univ. of Illinois at Urbana Champaign, USA*

15:30 E-1-6
The Gate Length Reducing Process for Pseudomorphic In_{0.52}Al_{0.48}As/In_{0.7}Ga_{0.3}As HEMTs
S. J. Yeon, J. Lee, G. Seol and K. Seo, *Seoul National Univ., Korea*

Room 419 (F)

15:10 F-1-4
Robust 2-D Stack Capacitor Technologies for 64Mb 1T1C FRAM
J. Y. Jung, H. J. Joo, J. H. Park, S. K. Kang, H. S. Kim, D. Y. Choi, J. H. Kim, Y. S. Lee, Y. M. Kang, S. Y. Lee, H. S. Jeong and K. Kim, *Samsung Electronics Co., Ltd., Korea*

15:30 F-1-5
Impact of (111)-Oriented SrRuO₃/Pt Tailored Electrode for Highly Reproducible Preparation of MOCVD-PZT Film for High Density FeRAM
N. Menou, H. Kuwabara and H. Funakubo, *Tokyo Tech, Japan*

Room 501 (G)

15:10 G-1-4
A MOCVD TiSiN/Ta Barrier Metal for Improved EM Performance and Low Via/line Resistance using Direct Contact Via (DCV) Process for Sub-65 nm Technology
H. C. Lee¹, S. J. Joo¹, I. C. Baek¹, C. Shim¹, J. H. Hong¹, J. W. Han¹, K. H. Kim¹ and Y. M. Kim², ¹Dongbu Electronics and ²Hongik Univ., Korea

15:30 G-1-5
Modeling and Characterization of the On-chip Interconnects
R. Kumar¹, S. C. Rustagi¹, S. Sun¹, K. Mouthaan² and T. K. S. Wong³,
¹Inst. of Microelectronics, ²National Univ. of Singapore and ³Nanyang Technological Univ., Singapore

Room 502 (H)

15:00 H-1-3
Effect of Tensile Strain on Gate and Substrate Currents of strained-Si n-MOSFETs
T. Hoshii, S. Sugahara and S. Takagi, *Univ. of Tokyo, Japan*

15:20 H-1-4
Sub-30 nm Strained P-Channel FinFETs with Condensed SiGe Source/Drain Stressors
K. M. Tan¹, T. Y. Liow^{1,2}, R. T. Lee¹, K. J. Chui¹, C. H. Tung², N. Balasubramanian², G. S. Samudra¹, W. J. Yoo¹ and Y. C. Yeo¹, ¹National Univ. of Singapore and ²Inst. of Microelectronics, Singapore

15:40 H-1-5
Evaluating Strained/Relaxed-Ge, Strained-Si, Strained-SiGe For Future Nanoscale p-MOSFETs.
T. Krishnamohan¹, D. Kim¹, C. Jungemann², Y. Nishi¹ and K. C. Saraswat¹, ¹Stanford Univ. and ²Univ. of the Armed Forces, USA

Room 511/512 (I)

15:00 I-1-3
Uniform Self-Formation of High-Density InAs Quantum Dots by InGaAs Embedding Growth
S. Tonomura¹, M. Tomita¹ and K. Yamaguchi¹, *Univ. of Electro-Communications, Japan*

15:15 I-1-4
Individual cathode luminescence spectroscopy of zinc oxide particles based on in situ transmission electron microscopy
M. Ohyama¹ and T. Kizuka^{1,2}, ¹Univ. of Tsukuba and ²JST, Japan

15:30 I-1-5
Facile Fabrication of Gold Nanoparticle-Titanium Oxide Alternate Assemblies by Surface Sol-Gel Process and Their Photoresponsive Properties
T. Arakawa, T. Kawahara, T. Akiyama and S. Yamada, *Kyushu Univ., Japan*

Small Auditorium (J)

15:00 J-1-3
Wide Controllability of Flatband Voltage in La₂O₃ Gate Stack Structures - Remarkable Advantages of La₂O₃ over HfO₂ -
K. Ohmori¹, P. Ahmet², K. Shiraishi³, K. Yamabe³, H. Watanabe⁴, Y. Akasaka⁵, N. Umezawa¹, K. Nakajima¹, M. Yoshitake¹, T. Nakayama⁶, K. S. Chang⁷, K. Kakushima², Y. Nara⁵, M. L. Green⁷, H. Iwai², K. Yamada⁸ and T. Chikyow¹,
¹National Inst. for Materials Science, ²Tokyo Tech, ³Univ. of Tsukuba, ⁴Osaka Univ., ⁵Selete, ⁶Chiba Univ., ⁷National Inst. of Standards and Technology and ⁸Waseda Univ., Japan

15:20 J-1-4
Study of La Concentration Dependent V_{FB} Shift in Metal/HfLaOx/Si Capacitors
Y. Yamamoto, K. Kita and A. Toriumi, *Univ. of Tokyo, Japan*

15:40 J-1-5
High quality La aluminates/Si (100) interface realized by passivation of Si dangling bonds with 1monolayer epitaxial SrSi₂
A. Takashima, Y. Nishikawa, T. Shimizu, D. Matsushita, M. Suzuki, T. Yamaguchi and N. Fukushima, *Toshiba Corp., Japan*

Break

Break

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 7: Photonic Devices and Device Physics	Area 5: Advanced Circuits and Systems	Area 10: Organic Materials Science, Device Physics, and Applications	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics	Area 4: Advanced Memory Technology	Area 2: Characterization and Materials Engineering for Interconnect Integration	Area 3: CMOS Devices/Device Physics	Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 1: Advanced Gate Stack / Si Processing Science
A-2: Novel Optical Devices (16:15-18:00) Chairs: T. Usuki (Fujitsu Labs.) Y. Ohno (Tohoku Univ.)	B-2: Special Session ; Photonic Crystals and Si Photonics II (16:15-18:00) Chairs: O. Wada (Kobe Univ.) H. Yamada (NEC)	C-2: Wireless Interconnect (16:30-17:30) Chairs: M. Horiguchi (Renesas) R. Fujimoto (Toshiba) C-2: Wireless Interconnect (17:30-18:10) Chairs: R. Fujimoto (Toshiba) T. Hamasaki (Texas Instruments Japan)	D-2: Organic Light Emitting Diodes and Solar Cells (16:00-17:15) Chairs: Y. Ohmori (Osaka Univ.) T. Sano (Sanyo Electric) T. Someya (Univ. of Tokyo)	E-2: Wide-Bandgap Devices (16:15-17:45) Chairs: Y. Ohno (Univ. of Tokushima) S. Kuroda (Eudina Devices Inc.)	F-2: DRAM (16:15-18:00) Chairs: I. Asano (Elpida) H. S. Jeong (Samsung Electronics)	G-2: Characterization I (16:15-18:00) Chairs: N. Hata (AIST) F. Mizuno (Meisei Univ.)	H-2: CMOS Performance Enhancement Technology II (16:15-18:00) Chairs: F. Boeuf (STMicroelectronics) H. Oda (Renesas)	I-2: Compound Semiconductors (16:15-18:00) Chairs: K.H. Ploog (Paul Drude Inst.) D. Iwai (Fujitsu Labs.)	J-2: FUSI Gate Electrode (16:15-18:00) Chairs: K. Shiraishi (Univ. of Tsukuba) E. Cartier (IBM)
16:15 A-2-1 (Invited) Single Photon Detectors based on Quantum Dot Devices- from Principle of Operation to Single Photon Counting B. E. Kardynal ¹ , S. S. Hees ^{1,2} , P. See ¹ , A. J. Shields ¹ , I. Farrer ² and D. A. Ritchie ² , ¹ Toshiba Research Europe and ² Univ. of Cambridge, UK	16:15 B-2-1 (Invited) Integrated Photonic Network Node-Chip with Photonic Crystals H. Yamada ^{1,2} , T. Chu ² , A. Gomyo ^{1,2} , J. Uchida ^{1,2} , S. Ishida ³ and Y. Arakawa ³ , ¹ NEC Corp., ² OITDA and ³ Univ. of Tokyo, Japan	16:30 C-2-1 60% Power Reduction in Inductive-Coupling Inter-Chip Link by Current-Sensing Technique K. Niitsu ¹ , N. Miura ¹ , M. Inoue ¹ , Y. Nakagawa ² , M. Tago ² , M. Fukaishi ² , H. Ishikuro ¹ and T. Kuroda ¹ , ¹ Keio Univ. and ² NEC Corp., Japan	16:00 D-2-1 (Invited) TFT Technologies for Flexible Displays J. Jang, <i>Kyung Hee Univ., Korea</i>	16:15 E-2-1 (Invited) Diamond Electronics- Will it be able to compete with III-Nitrides? E. Kohn, <i>Univ. of Ulm, Germany</i>	16:15 F-2-1 (Invited) Overview and Future Challenges eDRAM Technologies H. Sugimura, T. Wake, K. Inoue, M. Hamada, H. Shirai, S. Arai, M. Takeuchi, T. Sakoh, M. Sakao and T. Tanigawa, <i>NEC Corp., Japan</i>	16:15 G-2-1 (Invited) Ultralow-dielectric Polysilsesquioxane Films with High Modulus and Closed-pore Morphology D. Y. Yoon, <i>Seoul National Univ., Korea</i>	16:15 H-2-1 Potential of and Issues with Multiple-Stressor Technology (MST) in High-Performance 45nm Generation Devices T. Miyashita ¹ , A. Hatada ¹ , Y. Shimamune ¹ , T. Owada ² , N. Tamura ¹ , T. Aoyama ¹ and S. Satoh ¹ , ¹ Fujitsu Labs., Ltd. and ² Fujitsu Ltd., Japan	16:15 I-2-1 Electrical Properties of Ge-Doped InSb and InAs on GaAs(111)A Substrate J. Nishinaga, R. Harada, T. Takada, A. Kawaharazuka and Y. Horikoshi, <i>Waseda Univ., Japan</i>	16:15 J-2-1 Evaluation of Chemical Structures and Work Function of NiSi near the Interface between Nickel Silicide and SiO ₂ A. Ohta ¹ , H. Yoshinaga ¹ , H. Murakami ¹ , D. Azuma ¹ , Y. Munetaka ¹ , S. Higashi ¹ , S. Miyazaki ¹ , T. Aoyama ² , K. Kosaka ² and K. Shibahara ¹ , ¹ Hiroshima Univ., ² Fujitsu Labs. and, Japan
		16:50 C-2-2 Inter-chip Transmission Characteristics of Meander Dipole Antennas Integrated in 0.18 μm CMOS UWB Transceiver Chips K. Kimoto, N. Sasaki, M. Nitta, M. Fukuda and T. Kikkawa, <i>Hiroshima Univ., Japan</i>	16:30 D-2-2 Efficient Red Electrophosphorescent Devices Based on Iridium Complexes of Fluorinated 1-phenylisoquinoline G. Y. Park, J. H. Seo, D. I. Yoo, Y. K. Kim, Y. S. Kim and Y. Ha, <i>Hongik Univ., Korea</i>				16:35 H-2-2 Large Reduction in Standby Power Consumption Achieved with Stress-controlled SRAM Cell Layout H. Kudo ¹ , K. Ishikawa ¹ , R. Tanabe ¹ , H. Fukutome ¹ , Y. Mishima ¹ , S. Satou ¹ , T. Sugii ¹ , F. Kihara ² , M. Okamoto ² , M. Yoshimura ² , T. Sugimachi ² , H. Hashimoto ² and M. Ohtsuki ² , ¹ Fujitsu Labs., Ltd. and ² Fujitsu Ltd., Japan	16:30 I-2-2 A method for suppressing deep-level emission in ZnSe/Ge/Ge _{1-x} Si _x /Si structure J. T. Ku ¹ , T. H. Yang ¹ , G. Luo ² , W. C. Chou ¹ , T. Y. Yang ³ and C. Y. Chang ¹ , ¹ National Chiao Tung Univ., ² National Nano Device Labs. and ³ Academia Sinica, Taiwan	16:35 J-2-2 Pd ₂ Si Fully-Silicided Gate: Kinetics of Silicide Formation and Workfunction Tuning T. Hosoi, K. Sano, K. Hosawa and K. Shibahara, <i>Hiroshima Univ., Japan</i>

Room 411/412 (A)

16:45 A-2-2
Optical Properties of Dynamically-Modulated Dots and Wires Formed by Surface Acoustic Waves
T. Sogawa¹, H. Gotoh¹, Y. Hirayama¹, T. Saku¹, S. Miyashita², P. V. Santos³ and K. H. Ploog³, ¹NTT Corp., ²NTT Advanced Technology Corp. and ³Paul Drude Inst., Japan

17:00 A-2-3
Photon Statistics in a Thick Barrier Coupled Quantum Dot
S. Yamauchi^{1,2}, A. Shikantai^{1,2}, I. Morohashi^{1,2}, S. Furue^{1,2}, K. Komori^{1,2}, T. Sugaya^{1,2} and T. Takagahara³, ¹AIST, ²CREST and ³Kyoto Inst. of Technology, Japan

17:15 A-2-4
Exciton Rabi Oscillation in InAs/GaAs Coupled Quantum Dot
K. Goshima^{1,2}, K. Komori^{1,2}, S. Yamauchi^{1,2}, I. Morohashi^{1,2} and T. Sugaya^{1,2}, ¹AIST and ²CREST, Japan

Room 413 (B)

16:45 B-2-2
Compact Multi-Mode Optical Ring Resonators for Interconnection on Si Chips
Y. Tanushi and S. Yokoyama, *Hiroshima Univ., Japan*

17:00 B-2-3
Silicon Optical Modulators in Silicon-on-Insulator (SOI) Substrate Based on the p-i-n Waveguide Structure
M. T. Hsu and R. W. Chuang, *National Cheng Kung Univ., Taiwan*

17:15 B-2-4
Low Temperature Fabrication of Monolithic Mach-Zehnder Optical Modulator on Silicon using Sputtered (Ba,Sr)TiO₃ and Mechanism of Transient Response
M. Suzuki, K. Nagata, Y. Tanushi and S. Yokoyama, *Hiroshima Univ., Japan*

Room 414/415 (C)

17:10 C-2-3
On-Chip Yagi Antenna for Wireless Signal Transmission in Stacked MCP
K. Ohashi¹, T. Yamouchi¹, M. Kimura¹, H. Ito¹, K. Okada¹, K. Ishida¹, K. Itoi², M. Sato², T. Ito² and K. Masu¹, ¹Tokyo Tech and ²Fujikura Ltd., Japan

Room 416/417 (D)

16:45 D-2-3
Efficiency improvement in flexible phosphorescent organic light-emitting diode
S. Y. Su¹, Y. S. Tsai¹, F. S. Juang¹, L. W. Ji¹, S. H. Wang² and Y. K. Su³, ¹National Formosa Univ., ²Kun-Shan Univ. and ³National Cheng Kung Univ., Taiwan

17:00 D-2-4
Energy Transfer Employing Europium Complex and Blue Phosphorescent Dye and Application for White Organic Light-Emitting Diodes
Y. Hino, H. Kajii and Y. Ohmori, *Osaka Univ., Japan*

17:15 D-2-5
Formation of bulk-heterojunction structure in organic bilayer solar cells by heat treatment
T. Osasa, S. Yamamoto and M. Matsumura, *Osaka Univ., Japan*

Room 418 (E)

16:45 E-2-2
C-band GaN-FET Power Amplifiers with 160-W Output Power
Y. Okamoto, A. Wakejima, K. Matsunaga, Y. Ando, T. Nakayama, K. Ota and H. Miyamoto, *NEC Corp., Japan*

17:00 E-2-3
GaN-based Direct-coupled FET Logic (DCFL) Digital Circuits Operating at 375°C
Y. Cai, Z. Cheng, Z. Yang, C.W. Tang, K.M. Lau, K.J. Chen, *Hong Kong University of Science and Technology, Hong Kong*

17:15 E-2-4
Effects of Growth Temperature of a GaN Cap Layer on Electrical Properties of AlGaIn/GaN HFETs
T. Deguchi¹, M. Yamashita¹, E. Waki¹, A. Nakagawa¹, H. Ishikawa² and T. Egawa², ¹New Japan Radio Co., Ltd. and ²Nagoya Inst. of Technology, Japan

Room 419 (F)

16:45 F-2-2
A Highly Reliable MIM Technology with non-Crystallized HfO_x Dielectrics Using Novel MOCVD Stacked TiN Bottom Electrodes
T. Ohtsuka², Y. Shibata¹, H. Arai¹, H. Ichimura¹, S. Matsuyama¹, K. Uchiyama¹, J. Suzuki¹, A. Tsuzumitani¹, K. Yoneda¹, Y. Hashimoto¹, T. Nakabayashi¹ and E. Fujii¹, ¹Matsushita Electric and ²Panasonic Semiconductor Engineering Co., Ltd., Japan

17:05 F-2-3
Robust and Cost-Effective MIS-Al₂O₃/SiON Double-Layered Capacitor Technology for Sub-90 nm DRAMs
O. Tonomura, H. Hamamura and H. Miki, *Hitachi Ltd., Japan*

17:25 F-2-4
Diffusion Barrier Characteristics of TiSix/TiN for Tungsten Dual Poly Gate in DRAM
M. G. Sung, K. Y. Lim, H. J. Cho, S. R. Lee, S. A. Jang, Y. S. Kim, M. S. Joo, J. H. Lee, T. Y. Kim, H. S. Yang, S. H. Pyi and J. W. Kim, *Hynix Corp., Korea*

Room 501 (G)

16:45 G-2-2
SiOCH Films with Hydrocarbon Network Bonds: First-Principles Investigation
N. Tajima¹, T. Hamada², T. Ohno¹, K. Yoneda³, S. Kondo³, N. Kobayashi³, M. Shinriki⁴, K. Miyazawa⁴, K. Sakota⁴, S. Hasaka⁴ and M. Inoue⁴, ¹NIMS, ²Univ. of Tokyo, ³Selete and ⁴Taiyo Nippon Sanso Corp., Japan

17:05 G-2-3
Nondestructive characterization of temperature-dependent backbone Si-O-Si structure in porous silica films by in-situ Fourier-transform infrared spectroscopy
S. Takada¹, N. Hata^{1,2}, X. Li¹, N. Fujii³, T. Nakayama³ and T. Kikkawa^{2,4}, ¹ASRC-AIST, ²MIRAI-ASRC-AIST, ³MIRAI-ASET and ⁴Hiroshima Univ., Japan

17:25 G-2-4
Characterization of Low-k Interconnect Dielectrics by EELS
Y. Otsuka¹, M. Shimada², N. Kawasaki¹ and S. Ogawa², ¹Toray Research Center Inc. and ²Selete, Japan

Room 502 (H)

16:55 H-2-3
Layout Independent Transistor with Stress-controlled and Highly Manufacturable STI Process
K. Horita, M. Ishibashi, H. Umeda, T. Kawahara, T. Ikeda, T. Yamashita, T. Kuroi and Y. Inoue, *Renesas Technology Corp., Japan*

17:15 H-2-4
A Full Analytical Model to evaluate Strain Induced by CESL on MOSFET Performances
F. Payet¹, F. Boeuf¹, C. Ortolland² and T. Skotnicki¹, ¹STMicroelectronics and ²Philips Semiconductors, France

Room 511/512 (I)

16:45 I-2-3
Effect of Hydrogen in Zinc Oxide Thin-Film Transistor grown by MOCVD
J. Jo¹, O. Seo², E. Jeong¹, H. Seo¹, B. Lee³ and Y. I. Choi¹, ¹Ajou Univ., ²NFC and ³CDA Co., Ltd., Korea

17:00 I-2-4
The Effect of As₂ and As₄ Molecule Beam Species on MBE Grown GaN_xAs_{1-x}/GaAs MQW by Modulated N Radical Beam Source
M. Kakino¹, K. Fujii¹, K. Takao¹, H. Miyagawa¹, N. Tsurumachi¹, H. Itoh¹, S. Nakanishi¹, H. Akiyama² and S. Koshiba¹, ¹Kagawa Univ. and ²Univ. of Tokyo, Japan

17:15 I-2-5
GaN Heteroepitaxy on Si(111) substrates Using AlN/AlGaIn Superlattice Buffer Layers
T. Akasaka, Y. Kobayashi and T. Makimoto, *NTT Corp., Japan*

Small Auditorium (J)

16:55 J-2-3
Workfunction Adjustment Using Thin Metal Film (Ti, Pd) under FUSI Gate Electrode and Laser Annealing
Y. Huang^{1,2,3}, K. L. Pey¹, D. Z. Chi³, K. K. Ong¹, P. S. Lee¹ and I. S. Goh², ¹Nanyang Technological Univ., ²Systems on Silicon Manufacturing Co. Pte. Ltd. and ³Inst. of Material Research & Engineering, Singapore

17:15 J-2-4
The first principles calculations of fermi level pinning in FUSI-PtSi/HfO₂/Si system induced by local distortion of HfO₂
M. Ikeda¹, G. Kresse², M. Kadoshima¹, T. Nabatame¹, H. Satake¹ and A. Toriumi^{3,4}, ¹MIRAI-ASET, ²Univ. Wien, ³MIRAI-AIST and ⁴Univ. of Tokyo, Japan

Room 411/412 (A)

17:30 A-2-5
Study of Basic Characteristics of Spin-Photodiode Consisting of III-V p-n Heterojunction
J. Hayafuji, T. Kondo and H. Munekata,
Tokyo Tech, Japan

Room 413 (B)

17:30 B-2-5
Light emission from two junction Si CMOS LED's (450nm - 750nm) with two order increase in emission intensity-Applications for next generation silicon-based optoelectronics
L. W. Snyman¹, M. du Plessis² and H. Aharoni³, ¹Tshwane Univ. of Technology, ²Univ. of Pretoria and ³Ben Gurion Univ. of the Negev, South Africa

Room 414/415 (C)

17:30 C-2-4
On-chip Ultra-Wideband Receiver using Silicon Integrated Antennas for Inter-chip Wireless Interconnection
N. Sasaki, M. Fukuda, M. Nitta, K. Kimoto and T. Kikkawa,
Hiroshima Univ., Japan

Room 416/417 (D)

17:30 D-2-6
Build-on Technology of Bi-Directional Optical Communication System using Bi-Functional Organic Diodes
H. Okada, Y. Matsushita, S. Naka and H. Onnagawa, *Univ. of Toyama, Japan*

Room 418 (E)

17:30 E-2-5
The High Temperature Thermally Treated SiNx Passivation of AlGaIn/GaN HEMT using Remote PECVD
J. C. Her¹, D. H. Kim¹, S. W. Kim¹, K. C. Jang¹, J. H. Lee² and J. E. Oh³, ¹Seoul National Univ., ²THELEDS Co., LTD. and ³Hanyang Univ., Korea

17:45 A-2-6
Resonant Terahertz Detection Based on High-electron-mobility Transistor with Schottky Source/Drain Contact
A. Satou¹, V. Ryzhii¹, T. Otsuji² and M. S. Shur³, ¹Univ. of Aizu, ²Tohoku Univ. and ³Rensselaer Polytechnic Inst., Japan

17:50 C-2-5
A 0.18 μm CMOS Impulse Radio Based UWB Transmitter for Global Wireless Interconnections of 3D Stacked-Chip System
M. Fukuda, P. K. Saha, N. Sasaki, M. Nitta and T. Kikkawa,
Hiroshima Univ., Japan

18:30-20:30 Bauquet/Young Award (Intercontinental Hotel, Pacific 3F)

Room 419 (F)

17:45 F-2-5
Gate Workfunction Engineering of Bulk FinFETs for Sub-50 nm DRAM Cell Transistors
K. H. Park, K. R. Han, Y. M. Kim and J. H. Lee, *Kyungpook National Univ., Korea*

Room 501 (G)

17:45 G-2-5
Local Bonding Structure of High-Stress Silicon Nitride Film modified by UV Curing for Strained-Silicon Technology beyond 45nm Node SoC Devices
Y. Miyagawa¹, T. Murata¹, Y. Nishida¹, T. Nakai¹, A. Uedono², N. Hattori¹, M. Matsuura¹, K. Asai¹ and M. Yoneda¹, ¹Renesas Technology Corp. and ²Univ. of Tsukuba, Japan

Room 502 (H)

17:35 H-2-5
56% pMOSFETs Drive Current Enhancement from Optimized Compressive Contact Etching Stop Layer (CESL) for 45nm Node CMOS
K. H. Lee, C. T. Huang, W. H. Hung, L. S. Jeng, S. F. Ting, M. L. Tseng, J. C. Wu, T. M. Shen, O. Cheng and C. W. Liang, *United Microelectronics Corp., Taiwan*

Room 511/512 (I)

17:30 I-2-6
Strong Ultraviolet Emission from InGaIn/AlGaIn Multi Quantum Well Grown by Multi-step Process
H. G. Chen, H. H. Yao, J. T. Chu, N. F. Hsu, T. C. Lu, H. C. Kuo and S. C. Wang, *National Chiao Tung Univ., Taiwan*

17:45 I-2-7
Hexagonal Boron Nitride Heteroepitaxial Layers on Graphitized 6H-SiC Substrate Grown by Metalorganic Vapor Phase Epitaxy
Y. Kobayashi¹, H. Hibino¹, T. Nakamura², T. Akasaka¹, T. Makimoto¹ and N. Matsumoto², ¹NTT Corp. and ²Shonan Inst. of Technology, Japan

18:30-20:30 Bauquet/Young Award (Intercontinental Hotel, Pacific 3F)

Small Auditorium (J)

17:35 J-2-5
Si-Capped Annealing of HfO₂-based Dielectrics for Suppressing Interface Layer Growth and Oxygen Out-Diffusion
M. Takahashi¹, H. Satake¹, M. Kadoshima¹, A. Ogawa¹, K. Iwamoto¹, H. Ota², T. Nabatame¹ and A. Toriumi^{2,3}, ¹MIRAI-ASET, ²MIRAI-ASRC and ³Univ. of Tokyo, Japan