

ADVANCE PROGRAM

2 0 0 5

INTERNATIONAL CONFERENCE ON

SOLID STATE DEVICES AND MATERIALS

**2005 International Conference
on Solid State Devices and Materials (SSDM 2005)**

SECRETARIAT

c/o Inter Group Corp.
Toranomom Takagi Bldg., 1-7-2, Nishishinbashi,
Minato-ku, Tokyo 105-0003 Japan
TEL:+81-3-3597-1108
FAX:+81-3-3597-1097
E-mail: ssdm@intergroup.co.jp
URL: www.ssdm.jp

Conference—September 13-15, 2005

Short Course—September 12, 2005

Place—International Conference Center Kobe
(Hyogo, Japan)

Sponsored by
THE JAPAN SOCIETY OF APPLIED PHYSICS

Technical-Cosponsored by
IEEE Electron Devices Society
in cooperation with

The Electrochemical Society of Japan
IEEE EDS Japan Chapter
IEEE Japan Council
The Institute of Electrical Engineers of Japan
The Institute of Electronics, Information and Communication Engineers
The Institute of Image Information and Television Engineers
Japan Institute of Electronics Packaging



ssdm



ssdm
2005

Website : <http://www.ssdm.jp>

SSDM 2005 Time Table

* P# means the poster presentation of Area #

Tuesday, September 13									
MAIN HALL									
10:00-12:00 PL: Opening Session									
Room 301	Room 501	Room 502	Room 503	Room 504	Room 505	Room 401	Room 402	Room 403	
13:30-15:20 Area1: Advanced Gate Stack/Si Processing Science A-1: High-k Gate Dielectric Stacks I	13:30-15:20 Area3: CMOS Devices/Device Physics B-1: Advanced CMOS Technology I	13:30-15:40 Area2: Characterization and Materials Engineering for Device Integration C-1: Device Integration I	13:30-15:30 Area11: Micro/Nano Electromechanical and Bio-Systems D-1: Micro/Nano Sensing Devices	13:30-15:30 Area7: Photonic Device Physics E-1: Quantum Dot Nanostructure	Devices and and Devices	13:30-15:30 Area8: Advanced Material Synthesis and Crystal Growth Technology F-1: Growth and Synthesis of New Materials I	13:30-15:30 Area9: Physics and Applications of Novel Functional Materials and Devices G-1: Quantum Devices	13:30-15:20 Area4: Advanced Memory Technology H-1: DRAM	13:30-15:30 Area6: Compound Semiconductor Circuits, Electron Devices and Device Physics I-1: High-Voltage Devices
15:45-17:45 Area1: Advanced Gate Stack/Si Processing Science A-2: High-k Gate Dielectric Stacks II	15:45-17:25 Area3: CMOS Devices/Device Physics B-2: Mobility Enhancement Technology	15:45-17:35 Area2: Characterization and Materials Engineering for Device Integration C-2: New Technology	15:45-17:15 Area11: Micro/Nano Electromechanical and Bio-Systems D-2: Design and Packaging	15:45-17:45 Area7: Photonic and Device Physics E-2: Lasers and	Devices LEDs	15:45-17:15 Area8: Advanced Material Synthesis and Crystal Growth Technology F-2: Growth and Synthesis of New Materials II	15:45-17:45 Area9: Physics and Applications of Novel Functional Materials and Devices G-2: Silicon Nanodevices	15:45-17:35 Area4: Advanced Memory Technology H-2: Flash Memory I	15:45-17:15 Area6: Compound Semiconductor Circuits, Electron Devices and Device Physics I-2: Novel Devices and Applications
18:30-20:30 Banquet (PORTOPIA HOTEL Room KAIRAKU)									
Wednesday, September 14									
Room 301	Room 501	Room 502	Room 503	Room 504	Room 505	Room 401	Room 402	Room 403	
9:15-10:15 Area1: Advanced Gate Stack/Si Processing Science A-3: High-k Gate Dielectric Stacks III	9:15-10:15 Area3: CMOS Devices/Device Physics B-3: Carrier Transport I			9:15-10:30 Area7: Photonic Device Physics E-3: Photonic Light Control	Devices and Crystals and	9:15-10:30 Area8: Advanced Material Synthesis and Crystal Growth Technology F-3: Nanostructure Fabrications	9:15-10:30 Area9: Physics and Applications of Novel Functional Materials and Devices G-3: Quantum Information Devices	9:15-10:15 Area4: Advanced Memory Technology H-3: SRAM	
10:45-12:15 Area1: Advanced Gate Stack/Si Processing Science A-4: Characterization of Gate Dielectrics	10:45-12:05 Area3: CMOS Devices/Device Physics B-4: Carrier Transport Modeling	10:30-12:15 Short Presentation P1, P2 and P4	10:30-12:15 Short Presentation P6, P7, P8 and P9	10:45-12:15 Area7: Photonic Device Physics E-4: Si Photonics Interconnects	Devices and and Optical	10:45-12:15 Area8: Advanced Material Synthesis and Crystal Growth Technology F-4: Si and Related Materials	10:45-12:00 Area9: Physics and Applications of Novel Functional Materials and Devices G-4: Novel Devices I	10:45-11:45 Area4: Advanced Memory Technology H-4: Flash Memory II	10:30-12:15 Short Presentation P3, P5, P10 and P11
13:00-15:00 Poster Session (Reception Hall)									
15:15-16:35 Area1: Advanced Gate Stack/Si Processing Science A-5: Characterization & Reliability of Gate Dielectrics	15:15-16:45 Area3: CMOS Devices/Device Physics B-5: Advanced CMOS Technology II	15:15-16:45 Area2: Characterization and Materials Engineering for Device Integration C-5: Characterization	15:15-16:35 Area5: Advanced Circuits and Systems D-5: Antennas and Sensor	15:15-16:45 Area7: Photonic Device Physics E-5: Detectors and	Devices and Sensors I	15:15-16:45 Area10: Organic Materials Science, Device Physics, and Applications F-5: Molecular Electronics and Physics I	15:15-16:45 Area9: Physics and Applications of Novel Functional Materials and Devices G-5: Novel Devices II	15:15-16:45 Area11: Micro/Nano Electromechanical and Bio-Systems H-5: Bio Sensors and Chips I	15:15-16:45 Area6: Compound Semiconductor Circuits, Electron Devices and Device Physics I-5: Nitride Devices
17:00-18:00 Area1: Advanced Gate Stack/Si Processing Science A-6: Alternative High-k Gate Dielectrics	17:00-18:00 Area3: CMOS Devices/Device Physics B-6: Device Modeling	17:00-18:00 Area2: Characterization and Materials Engineering for Device Integration C-6: Device Integration II	17:00-18:10 Area5: Advanced Circuits and Systems D-6: Advanced System LSIs	17:00-17:45 Area7: Photonic Device Physics E-6: Detectors and	Devices and Sensors II	17:00-18:15 Area10: Organic Materials Science, Device Physics, and Applications F-6: Molecular Electronics and Physics II	17:00-18:00 Area9: Physics and Applications of Novel Functional Materials and Devices G-6: Spintronics	17:00-18:15 Area11: Micro/Nano Electromechanical and Bio-Systems H-6: Bio Sensors and Chips II	17:00-18:00 Area6: Compound Semiconductor Circuits, Electron Devices and Device Physics I-6: Nitride Devices
18:30-20:30 Rump Session Room 501 "Beyond the Scaling Limit—Innovative Devices and Materials—" Room 502 "Flexible Electronics—Is it Real?"									
Thursday, September 15									
Room 301	Room 501	Room 502	Room 503	Room 504	Room 505	Room 401	Room 402	Room 403	
9:15-10:25 Area1: Advanced Gate Stack/Si Processing Science A-7: Metal Gates I	9:15-10:15 Area3: CMOS Devices/Device Physics B-7: Carrier Transport II	9:15-10:15 Joint Area 1, 2 and 3 C-7: Germanide and Defects	9:15-10:25 Area5: Advanced Circuits and Systems D-7: Mixed-Signal Design		9:15-10:30 Area10: Organic Materials Science, Device Physics, and Applications F-7: Organic Light Emitting Devices I	9:15-10:45 Joint Area 8 and 9 G-7: Joint Session Nanotubes and Nanowires I	9:15-10:25 Area4: Advanced Memory Technology H-7: FeRAM I	9:15-10:30 Area6: Compound Semiconductor Circuits, Electron Devices and Device Physics I-7: Modeling and Simulation	
10:45-12:05 Area1: Advanced Gate Stack/Si Processing Science A-8: Metal Gates II	10:45-12:15 Area3: CMOS Devices/Device Physics B-8: Device Reliability	10:45-12:15 Joint Area 1, 2 and 3 C-8: Advanced Source/Drain Technology	10:45-12:05 Area5: Advanced Circuits and Systems D-8: High-Frequency Circuits		10:45-12:15 Area10: Organic Materials Science, Device Physics, and Applications F-8: Organic Light Emitting Devices II	11:00-12:30 Joint Area 8 and 9 G-8: Joint Session Nanotubes and Nanowires II	10:45-12:05 Area4: Advanced Memory Technology H-8: FeRAM II	10:45-11:30 Area6: Compound Semiconductor Circuits, Electron Devices and Device Physics I-8: Modeling and Simulation	
12:30-13:30 SSDM 2005 Luncheon (PORTOPIA HOTEL Room KAIRAKU)									
13:30-14:50 Area1: Advanced Gate Stack/Si Processing Science A-9: GeFETs & Simulation	13:30-14:50 Area3: CMOS Devices/Device Physics B-9: Device Technology I	13:30-14:50 Joint Area 1, 2 and 3 C-9: Shallow Junction	13:30-14:50 Area5: Advanced Circuits and Systems D-9: Device Characteristics and Circuits		13:30-15:00 Area10: Organic Materials Science, Device Physics, and Applications F-9: Organic Transistors I	13:30-15:00 Joint Area 8 and 9 G-9: Joint Session Nanotubes and Nanowires III	13:30-15:00 Area4: Advanced Memory Technology H-9: MRAM		
	15:15-16:15 Area3: CMOS Devices/Device Physics B-10: Device Technology II	15:15-16:35 Area1: Advanced Gate Stack/Si Processing Science C-10: Metal Gates III	15:15-16:25 Area5: Advanced Circuits and Systems D-10: Power Devices and Packaging Technologies		15:15-16:15 Area10: Organic Materials Science, Device Physics, and Applications F-10: Organic Transistors II		15:15-16:15 Area4: Advanced Memory Technology H-10: PRAM		

SSDM 2005 Advance Program

General Information

DATE

Conference: **September 13-15, 2005 (Official language is English)**

Short Course: **September 12, 2005 (in Japanese)**

LOCATION

International Conference Center Kobe

6-9-1 Minatojima-Nakamachi, Chuo-ku, Kobe 650-0046, Japan

Phone: +81-78-302-5200 Fax: +81-78-302-6485

International Conference Center Kobe opened in 1981. Conveniently situated on Port Island, it effectively functions as the core of Kobe's well developed convention facilities.

A Limousine bus takes you from Kansai International Airport (KIX) to Kobe in 80 minutes. International Conference Center Kobe is only 10 minutes from the center of downtown Kobe by Port Liner.

For further information, see

<http://www.kcva.or.jp/kcc/icck/e-index.html>

REGISTRATION

The registration desk will be open from September 12 to 15 in the entrance hall on the third floor (conference site). The registration hours are as follows:

September 12	9:00-17:00
13	9:00-17:00
14	9:00-17:00
15	9:00-15:30

Advance registration will be accepted only through the conference website until August 31, 2005, 17:00 Japan time. (<http://www.ssdm.jp>)

After the deadline, registration can be made at the conference site as on-site registration. Early registration is recommended.

	Registration Fee		Short Courses (in Japanese)	Banquet
	On or Before August 12	On or After August 13		
Regular	¥40,000	¥45,000	¥15,000	¥7,000
Student	¥5,000		¥3,000	¥4,000
Accompanied person(s)				¥4,000/person

- 1) The registration fee includes one copy of the abstract book and a CD-ROM. However, it does not include the banquet, and an additional payment is required to attend the banquet (Regular: ¥7,000, Student/Accompanied person: ¥4,000).
- 2) Those who register as students are required to fax a copy of their current student ID to JTB Corp. (Fax: +81-45-316-5701) at the time of registration and to present their student ID at the registration desk in order to be eligible for the student registration fee. When sending the fax, please write down your registration ID, which will be given at the completion of the online registration of individual information.
- 3) Registration is complete only after payment is made in full.

Payment Procedure

Payment can be made by:

- One of the following credit cards:
 1. VISA
 2. MasterCard
 3. Diners Club
 4. American Express

- A bank transfer to JTB Corp. (Message: SSDM)
Account at the Bank of Tokyo Mitsubishi, Yokohama Branch #480, 3-27-1 Honcho, Naka-ku, Yokohama-shi, Kanagawa 231-0005, Japan (Ordinary Account: 0043079)

* Personal checks are not acceptable.

Confirmation of Pre-Registration

Upon receipt of your online registration, a written confirmation will be faxed or e-mailed to you after your payment is confirmed.

Please bring this confirmation slip with you and present it to the registration desk.

Registration Cancellation

Conference:

Cancellation fee of ¥3,000 will be deducted from the refund. Cancellation should be made in writing to JTB Corp. No cancellation will be accepted after August 17, 2005. Extended Abstracts will be sent to absent registrants after the conference.

Short Course:

A cancellation fee of ¥2,000 will be deducted from the refund. Cancellations should be made in writing to JTB Corp. No cancellation will be accepted after August 17. Short-course textbooks will be sent to the absent registrants after the conference.

Inquiries for Registration

JTB Corp., Yokohama Group Tours Office

SSDM 2005 Desk TEL: +81-45-316-4602

FAX: +81-45-316-5701

E-mail: jtb_convention@jtb.jp

Office hours: 9:30-17:30 (weekdays only)

On-site Registration

Registration fees should be paid in Japanese Yen or credit cards. VISA, MasterCard, Diners Club and American Express are acceptable. No personal checks are acceptable.

BANQUET

The conference banquet will be held in the Kairaku banquet room at the Portopia Hotel (B1 floor of the hotel main building) on September 13, 18:30-20:30. The banquet fee (Regular: ¥7,000, Student/Accompanied person: ¥4,000) is NOT included in the registration fee. Participants who wish to attend the banquet are requested to order the banquet tickets through the on-line registration. Banquet tickets may also be purchased at the registration desk.

LATE NEWS PAPERS

Submission of Late News Papers has been already closed on July 29, 2005. The accepted papers will be on "Advanced Program Part II" which will be distributed at the venue during the conference.

SPECIAL ISSUE OF JJAP

Authors of papers accepted for SSDM 2005 are encouraged to submit the original and significant part of the papers to the special issue of the *Japanese Journal of Applied Physics*. The special issue will be published in April 2006. Please refer to the conference website for details.

RUMP SESSION - September 14 (Wednesday) 18:30-20:30

Session A (Room 501, 5F)

“Beyond the Scaling Limit—Innovative Devices and Materials—”

Within 10 years, device sizes will surely reach less than 10 nm and we will then face a problem called the scaling limit. As we approach or go beyond the scaling limit, we need innovative concepts in signal transfer and processing. We will also have to take into account quantum effects in addition to classical effects even at room temperature. In this rump session, we would like to discuss what will happen in this situation from technological and physical viewpoints and what will be necessary to overcome this near-future problem. Innovative device designs, process technologies and integration methods will be played up in this rump session. The introduction of innovative materials will be a key issue for future devices. Our discussions will not be limited to conventional silicon devices; they will extend to compound semiconductors and non-silicon based materials, i.e. oxides, carbon based compounds and molecules, as well. It is our hope that this rump session will get everyone thinking about the scaling-limit and that the discussions in this session become a starting point for new scaling concepts.

Organizers/Moderators: Y. Hirayama (NTT, Japan)
K. Masu (Tokyo Tech, Japan)
H. Tabata (Osaka Univ., Japan)
S. Zaima (Nagoya Univ., Japan)

Panelists: J. Barker (Univ. of Glasgow, UK)
S. Biesemans (IMEC, Belgium)
F. Boeuf (STMicroelectronics, France)
F. Kreupl (Infineon, Germany)
S. Sugahara (Univ. of Tokyo, Japan)
A couple of additional panelists will be invited.

Session B (Room 502, 5F)

“Flexible Electronics—Is It Real?”

Special attention has been given to flexible electronics because of the remarkable progress of device technology, such as organic thin-film transistors and semiconductor nanowire. Recently, many interesting applications have been proposed, such as wearable computers, flexible image scanners, and flexible displays. Flexible electronics has the potential to offer advantages over existing technologies and open a new market. In this rump session, we would like to discuss the following issues:

- (1) What are the merits of “flexibility”?
- (2) Where are we now in terms of fabrication and technology level?
- (3) When will it be real?
- (4) What technical hurdles must be overcome? How can we overcome them? Where can we go?

We hope you will become acquainted with the present status of flexible electronics and join in on a discussion on the future prospect of this fascinating technology.

Moderators: S. Tokito (NHK, Japan)
T. Someya (Univ. of Tokyo, Japan)

Organizer: H. Matsuoka (Hitachi, Japan)

Panelists: J. Kanicki (Univ. of Michigan, USA)
H. Kawai (Seiko Epson, Japan)
M. Ando (Hitachi, Japan)
T. Kamiya (Tokyo Tech, Japan)
A couple of additional panelists will be invited.

SHORT COURSE

Short Course entitled "Organic Semiconductor Devices with Attractive and Possible Properties" will be held on Monday, September 12. All lectures are given in Japanese.

SSDM 2005 LUNCHEON

As the event of the World Year of Physics 2005, the SSDM luncheon, featuring an address by Prof. Hiroshi Ezawa, will be held on Thursday, September 15, at 12:30 p.m. in the Kairaku banquet room at the Portopia Hotel. Prof. Ezawa is one of the pioneers in quantum field theory method in statistical mechanics. The title of his presentation is "Einstein's Miracle Year." Luncheon tickets will be available on-site at a cost of ¥500. Seating is limited to 100 people.

AGREEMENT NOT TO PRE-PUBLISH ABSTRACTS

Submission of an abstract for review and subsequent acceptance is considered by the committee as an agreement that the work will not be published by the author prior to the presentation at the conference. This policy will be enforced by the automatic withdrawal of the paper by the conference committee.

AWARDS

"SSDM Awards" will be given to outstanding papers presented at previous conferences.

SSDM Award

Given for outstanding contribution to the field of solid state devices and materials, among papers presented prior to 1999.

SSDM Paper Award

Given for the best paper presented at SSDM 2004.

SSDM Young Researcher Award

Given for outstanding papers authored by young researchers and presented at SSDM 2004.

FINANCIAL SUPPORT

Limited financial support is available for presentations by full-time students. Student presenters who are interested in support should contact the secretariat directly (e-mail: ssdm@intergroup.co.jp) prior to the end of August after receiving their acceptance letter. A copy of student ID should be submitted at application.

TRAVEL GRANT

A travel grant is available for young researchers under 35 years old from overseas universities or public research institutes. The grant is available only to those whose abstracts are accepted.

Late news papers are not eligible for travel grants.

An application form for the Marubun Grant will be sent to eligible authors. The grant is authorized by Marubun Research Promotion Foundation (MRPF).

VISA REQUIREMENT

All foreign participants must have a valid passport. Participants from countries where a visa is required to enter Japan are advised to apply at the nearest Japanese Embassy or Consulate as soon as possible.

Concerning visa applications, generally, in applying for a visa each applicant is requested to submit the documents listed below:

- (1) an invitation letter (an optional document written in English)
- (2) a letter of guarantee (written in Japanese)
- (3) documents certifying the purpose of the visit (written in Japanese)
- (4) the applicant's schedule in Japan (written in Japanese)

Please ask the nearest Japanese Embassy to make sure what documents are required to obtain a visa first, and then contact the SSDM Secretariat. The Secretariat will send the Reply Form for Visa Application in order to obtain the required documents. Please complete the Reply Form for Visa Application and submit it to the secretariat. We will send you all the requested documents as soon as we receive the Reply Form.

OFFICIAL TRAVEL AGENT

JTB Corp.

Yokohama Group Tours Office

6F, 3-29-1 Tsuruya-cho, Kanagawa-ku, Yokohama 221-0835, Japan

Phone: +81-45-316-4602 Fax: +81-45-316-5701 E-mail: jtb_convention@jtb.jp

Hotel accommodations

JTB has blocked rooms at following hotels in Kobe for the conference period. Reservations can be made through the conference website.

Hotel Name	Kobe Portopia Hotel
Room Rates	Single: ¥9,450 Twin: ¥16,800 (per room, per night) Single Use of Twin or Double Room: ¥12,600
Check-in/out	Check-in: 13:00/Check-out: 12:00
Address	6-10-1, Minatojima Nakamachi, Chuo-ku, Kobe, 650-0046, Japan
Phone	+81-78-302-1111
Access to Hotel	1 min. walk from Port Liner Shimin-Hiroba Sta.
To Conference site	next to the site

Hotel Name	Hotel Pearl City Kobe
Room Rates	Single: ¥9,975 Twin: ¥17,850 (per room, per night)
Check-in/out	Check-in: 14:00/Check-out: 11:00
Address	7-5-1, Minatojima Nakamachi, Chuo-ku, Kobe, 650-0046, Japan
Phone	+81-78-303-0100
Access to Hotel	2 min. walk from Port Liner Nakafutou Sta.
To Conference site	5 min. walk to the site

Hotel Name	Quality Hotel Kobe
Room Rates	Single: ¥7,500 Twin: ¥17,000 (per room, per night)
Check-in/out	Check-in: 15:00/Check-out: 10:00
Address	6-1, Minatojima Nakamachi, Chuo-ku, Kobe, 650-0046, Japan
Phone	+81-78-303-5555
Access to Hotel	5 min. walk from Port Liner Shimin Hiroba Sta.
To Conference site	5 min. walk to the site

Hotel Name	Sannomiya Terminal Hotel
Room Rates	Single: ¥8,820 Twin: ¥17,220 (per room, per night)
Check-in/out	Check-in: 13:00/Check-out: 11:00
Address	8-1-2, Kumoi-dori, Chuo-ku, Kobe, 651-0096, Japan
Phone	+81-78-291-0001
Access to Hotel	Connecting to JR Sannomiya Sta.
To Conference site	15 min. by Port Liner & walk to the site

Hotel Name	Sanside Hotel
Room Rates	Single: ¥6,090 Twin: not available
Check-in/out	Check-in: 15:00/Check-out: 10:00
Address	4-1-3, Kumoi-dori, Chuo-ku, Kobe, 651-0096, Japan
Phone	+81-78-232-3331
Access to Hotel	5 min. walk from JR Sannomiya Sta.
To Conference site	20 min. by Port Liner & walk to the site

Note: Room rates include tax and service charge. No meals are included.

Application and payment

Participants wishing to reserve hotel accommodations should access the Online Registration page of the conference website. Reservations should be made **no later than August 19, 2005**. (A confirmation sheet will be sent by JTB.)

Application should be accompanied by a remittance covering the total accommodation fee plus handling fee (¥525) due JTB.

No reservation will be confirmed in the absence of this payment. All payment must be in Japanese yen. If the remitter's name is different from the participant's name, or if the amount covers more than one person, please inform us of the details for the payment.

Payment should be in the form of:

- One of the following credit cards:
 1. VISA
 2. MasterCard
 3. Diners Club
 4. American Express
- A bank transfer to JTB Corp. (Message: SSDM)
Account at the Bank of Tokyo Mitsubishi, Yokohama Branch #480, 3-27-1 Honcho, Naka-ku, Yokohama-shi, Kanagawa 231-0005, Japan (Ordinary Account: 0043079)

Cancellation policy for accommodations

In the event of cancellation, written notification should be sent to JTB. Do not contact hotels directly. The following cancellation fees will be deducted before refunding.

Hotels: Up to 21 days before the arrival date.....¥525
2 to 20 days before.....20% of daily room charge (minimum ¥525)
1 day before80% of daily room charge
On the day of arrival or no notice given.....100% of daily room charge

INSURANCE

The organizer cannot accept responsibility for accidents that may occur during a delegate's stay. Delegates are therefore encouraged to obtain travel insurance (medical, personal accident, and luggage) in their home countries prior to departure.

CLIMATE

Kobe is warm and sometimes humid in September. The temperature range is 18-30°C.

ELECTRICAL APPLIANCES

Japan operates on 100 volts for electrical appliances. The frequency is 50 Hz in eastern Japan including Tokyo, and 60 Hz in western Japan including Kobe (conference site), Kyoto and Osaka.

SSDM 2005 INSTRUCTION for SPEAKERS

Oral Presentation

Presentation Time

	Session Time	Presentation Time	Discussion
Plenary	50 min.	45 min.	5 min.
Invited	30 min.	25 min.	5 min.
Regular-1	20 min.	15 min.	5 min.
Regular-2	15 min.	12 min.	3 min.

Buzzer **First:** Warning, **Second:** End of the presentation time, **Third:** End of the discussion time.

Audio-Visual Equipment

The meeting rooms will contain the following audiovisual equipment:

- LCD data projector (PC not provided)
- Overhead projector
- Microphone
- Projection laser pointer

Speakers wishing to present their papers using the LCD projector are requested to verify their PC's compatibility with the sample LCD projector that will be located in the Preview Rooms (306 and 307) on the third floor prior to their presentations.

They are also recommended to bring transparencies for the overhead projector in case there is a problem with the LCD data projector. If presentations are interrupted due to problems caused by inadequate preparations, the time allotted to speakers will not be extended.

Poster Presentation

Poster sessions are scheduled for Wednesday, September 14, from 13:00 to 15:00. Poster boards will be available with identifying labels at the Reception Hall on the third floor. Authors are requested to prepare their posters between 9:00 and 12:00 on September 14 and remove their posters by 17:00 on September 14. Any posters remaining after 17:00 will be disposed of by the secretariat. Usable space on each poster board will be approximately 900mm wide and 1,500mm high. Pushpins will be available. Each presentation will be assigned a board, labeled with the paper number. Please display the paper title, author names and affiliations on the poster. Authors are requested to stay near their posters during the poster session for discussions.

Short Oral Presentation for Poster Presenters

All poster presenters are asked to give a short oral presentation in the morning of September 14. The presentation time should be kept strictly to two minutes per poster presentation, including the time needed to move on to the next speaker. To ensure the session progresses smoothly, it is essential that these short presentations be held in a quick, successive sequence. While one speaker is giving his/her presentation, the next several speakers should wait nearby in line for their turn in order to move on to the next presentation. Note that any absent speakers will be skipped and each presentation will be automatically stopped after two minutes have elapsed. Only a PC projector will be made available. You should send your presentation file to the secretariat (ssdm@intergroup.co.jp) by e-mail by August 24. The file must be an exact "2-page" landscape PDF. Because the presentation time is limited, please describe your research objective and results clearly and do NOT show the author list or the title on your file, those of which will be prepared by the SSDM Secretariat.

Due to the limited space, poster presentations will be divided into three sessions, as follows. Please check your poster number. (P# means the poster presentation of Area #.)

Room 502 P1, P2, P4
Room 503 P6, P7, P8, P9
Room 403 P3, P5, P10, P11

Tuesday, September 13

MAIN HALL, 1F

PL: Opening Session (10:00–12:00)

Chairpersons: M. Morita, Osaka Univ. and A. Toriumi (Univ. of Tokyo)

10:00 PL-0

Welcome Address and Award Presentation
K. Taniguchi, Osaka Univ.

10:20 PL-1 (Plenary)

Development of Clinical Chips for Home Medical Diagnostics
Y. Horiike, NIMS, Japan

11:10 PL-2 (Plenary)

Electronics and Optoelectronics with Single Carbon Nanotubes
P. Avouris, IBM, USA

12:00-13:30 Lunch

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
Area 1: Advanced Gate Stack / Si Processing Science	Area 3: CMOS Devices / Device Physics	Area 2: Characterization and Materials Engineering for Device Integration	Area 11: Micro / Nano Electromechanical and Bio-Systems	Area 7: Photonic Devices and Device Physics	Area 8: Advanced Material Synthesis and Crystal Growth Technology	Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 4: Advanced Memory Technology	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics
A-1: High-k Gate Dielectric Stacks I (13:30-15:20) Chairs: Y. Nara (Selete), H. Satake (ASET)	B-1: Advanced CMOS Technology I (13:30-15:20) Chairs: K. Shibahara (Hiroshima Univ.), J. C. S. Woo (UCLA)	C-1: Device Integration I (13:30-15:40) Chairs: S. Ogawa (Matsushita Electric), K. Ueno (NEC)	D-1: Micro/Nano Sensing Devices (13:30-15:30) Chairs: Y. Yoshino (Murata Mfg.), K. Sawada (Toyohashi Univ. of Tech.)	E-1: Quantum Dot and Nanostructure Devices (13:30-15:30) Chairs: M. Sugawara (Fujitsu Labs.), K. Komori (AIST)	F-1: Growth and Synthesis of New Materials I (13:30-15:30) Chairs: H. Yamaguchi (NTT), M. Tanaka (Univ. of Tokyo)	G-1: Quantum Devices (13:30-15:30) Chairs: J. Motohisa (Hokkaido Univ.), T. Fujisawa (NTT)	H-1: DRAM (13:30-15:20) Chairs: I. Asano (Elpida), H. S. Jeong (Samsung Electronics)	I-1: High-Voltage Devices (13:30-15:30) Chairs: R. Hattori (Mitsubishi Electric), A. Nakagawa (New Japan Radio)
13:30 A-1-1 (Invited) Current Status and Addressing the Challenges of Hf-based Gate Stack toward 45nm-LSTP Application M. Niwa ^{1,2} , R. Mitsuhashi ^{1,2} , K. Yamamoto ^{1,2} , S. Hayashi ² , Y. Harada ² , A. Rothchild ⁴ , T. Hoffmann ³ , S. Kubicek ³ , S. De Gendt ⁴ , M. Heyns ⁴ , S. Biesemans ⁴ and M. Kubota ² , ¹ Matsushita assignee at IMEC, ² Matsushita Electric and ³ IMEC, Belgium	13:30 B-1-1 (Invited) 45nm Conventional Bulk and “Bulk+” Architectures for Low-Cost GP/LP Applications F. Boeuf ¹ , S. Monfray ¹ , A. Pouydebasque ² , M. Müller ² , F. Payet ¹ , C. Ortolland ² and T. Skotnicki ¹ , ¹ STMicroelectronics and ² Philips Semiconductor, France	13:30 C-1-1 (Invited) Cu/low-k Process Integration for 65nm and 45nm SoC Devices N. Matsunaga, Toshiba Corp., Japan	13:30 D-1-1 (Invited) Computational MEMS Process Design and Development O. Tabata, Kyoto Univ., Japan	13:30 E-1-1 (Invited) Exciton - Photon Interactions in a Quantum Dot Microcavity A. Forchel, Univ. of Würzburg, Germany	13:30 F-1-1 (Invited) Spintronics Based on ZnO Thin Films H. Tabata, H. Saeki and H. Matsui, Osaka Univ., Japan	13:30 G-1-1 (Invited) Fabrication and Demonstration of Quantum-Dot Cellular Automata Systems G. H. Bernstein, A. Imre, K. Sarveswaran, M. Lieberman and W. Porod, Univ. of Notre Dame, USA	13:30 H-1-1 (Invited) Physical and Microscopic Understanding of Data Retention Properties of DRAM K. Okonogi and K. Ohyu, Elpida Memory Inc., Japan	13:30 I-1-1 (Invited) Physics of AlGaIn/GaN Electronic and Photonic Devices M. S. Shur ¹ and R. Gaska ² , ¹ Rensselaer Polytechnic Inst. and ² Sensor Electronic Technology Inc., USA
14:00 A-1-2 The Impact of Thickness Control in HfSiON Gate Dielectric on Electron Mobility with sub-nm EOT M. Mizutani ¹ , T. Hayashi ¹ , M. Inoue ¹ , K. Nomura ² , J. Yugami ¹ , J. Tsuchimoto ¹ , Y. Ohno ¹ and M. Yoneda ¹ , ¹ Renesas Technology Corp. and ² Renesas Semiconductor Engineering, Japan	14:00 B-1-2 A 90nm Hybrid SOI CMOS Technology Integrating PDSOI and Bulk Devices for Bulk-designed MPU Performance Booster S. Miyake, T. Suzuki, T. Watanabe, O. Fujita, N. Harada, K. Doumeki, T. Fukai, T. Syo, T. Moriya, S. Haruta, Y. Takeshita, M. Ikeda and K. Imai, NEC Corp., Japan	14:00 C-1-2 Mechanical Strength of Multilayered Dielectric Structures Measured by Laser-Pulse Generated Surface-Acoustic-Wave Technique T. Takimura ¹ , N. Hata ^{1,2} , T. Nakayama ¹ , Y. Shishida ¹ , R. Yagi ¹ , J. Kawahara ¹ , S. Chikaki ¹ , N. Fujii ¹ and T. Kikkawa ^{1,3,4} , ¹ AIST, ² MIRAI-AIST, ³ MIRAI-ASET and ⁴ Hiroshima Univ., Japan	14:00 D-1-2 Piezoresistive Rotation Angle Sensor Integrated in Micromirror M. Sasaki, M. Tabata, T. Haga and K. Hane, Tohoku Univ., Japan	14:00 E-1-2 1.55- μ m-waveband lasing operation of Sb-based quantum-dot vertical-cavity surface-emitting lasers (Sb-based QD-VCSELs) fabricated on GaAs substrate N. Yamamoto ¹ , K. Akahane ¹ , S. Gozu ¹ , A. Ueta ¹ and N. Ohtani ² , ¹ National Inst. of Information and Communications Technology and ² Doshisha Univ., Japan	14:00 F-1-2 A Novel Buffer Layer using Titanium-Oxide for ZnO epitaxial growth on Sapphire T. Miyamura and S. Yamauchi, Ibaraki Univ., Japan	14:00 G-1-2 Embedded Nanowire Network Growth and Node Device Fabrication for GaAs-Based High-Density Hexagonal BDD Quantum Circuits T. Tamura, I. Tamai, S. Kasai, T. Sato, H. Hasegawa and T. Hashizume, Hokkaido Univ., Japan	14:00 H-1-2 Optimization of Layout and Doping Profile Design for BT(Body Tied)-FinFET DRAM C. H. Lee, C. Lee, J. M. Yoon, K. Kim, S. B. Park, H. S. Kang and Y. J. Ahn, Samsung Electronics Co. Ltd., Korea	14:00 I-1-2 High-Voltage 4H-SiC RESURF MOSFETs Processed by Oxide Deposition and N ₂ O Annealing T. Kimoto, H. Kawano, M. Noborio and J. Suda, Kyoto Univ., Japan

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
<p>14:20 A-1-3 Extensibility of High Mobility HfSiON Gate Dielectrics S. Inumiya, T. Miura, K. Shirai, T. Matsuki, K. Torii and Y. Nara, <i>Semiconductor Leading Edge Technologies, Inc., Japan</i></p>	<p>14:20 B-1-3 Combining Embedded and Overlay Compressive Stressors in Advanced SOI CMOS Technologies A. Wei¹, T. Kammler¹, J. Höntschel¹, H. Bierstedt¹, J. P. Biethan¹, A. Hellmich¹, K. Hempel¹, J. Klais¹, G. Koerner¹, M. Lenski¹, T. Mantei¹, A. Neu¹, R. Otterbach¹, C. Reichel¹, B. Trui¹, G. Burbach¹, T. Feudel¹, P. Javorka¹, C. Schwan¹, N. Kepler¹, H. J. Engelmann¹, C. Ziemer-Popp¹, O. Herzog¹, D. Greenlaw¹, M. Raab¹, R. Stephan¹, M. Horstmann¹, P. O. Hansson², A. Samoilov², E. Sanchez², O. Luckner² and S. Weiher-Telford², ¹AMD, ²Applied Materials, Inc., Germany</p>	<p>14:20 C-1-3 Properties of Low-<i>k</i> (<i>k</i>~2.05) Plasma Polymer Films Deposited by PECVD Using Decamethylcyclopentasiloxane and Cyclohexane as the Precursors J. Yang, S. Lee, K. Kim, H. Chae and D. Jung, <i>Sungkyunkwan Univ., Korea</i></p>	<p>14:15 D-1-3 A CMOS Image Sensor for <i>in vitro</i> and <i>in vivo</i> Imaging of the Mouse Hippocampus D. C. Ng, M. Matsuo, T. Tokuda, K. Kagawa, M. Nunoshita, H. Tamura, S. Shiosaka and J. Ohta, <i>Nara Inst. of Science and Technology, Japan</i></p>	<p>14:15 E-1-3 Broad-band Superluminescent Light Emitting Diodes Incorporating Quantum Dots in Compositionally Modulated Quantum Wells S. Ray, K. Groom, H. Y. Liu, M. Hopkinson and R. Hogg, <i>Univ. of Sheffield, UK</i></p>	<p>14:15 F-1-3 Electrical, Optical and Structure Properties of ITO Films Cosputtered with ZnO D. S. Liu¹, C. C. Wu¹, C. H. Lin¹ and C. T. Lee², ¹National Formosa Univ. and ²National Cheng Kung Univ., Taiwan</p>	<p>14:15 G-1-3 GaAs DH-HEMT channel coupled InAs quantum dot memory device by selective area metal organic vapor phase epitaxy D. Nataraj, N. Ooike, J. Motohisa, T. Fukui, <i>Hokkaido Univ., Japan</i></p>	<p>14:20 H-1-3 Application of HfSiON to Deep Trench Capacitors of Sub-45nm Node Embedded DRAM T. Ando¹, N. Sato¹, S. Hiyama¹, T. Hirano¹, K. Nagaoka¹, H. Abe¹, A. Okuyama¹, H. Ugajin¹, K. Tai¹, R. Katsumata², J. Idebuchi², T. Suzuki², T. Hasegawa², H. Iwamoto² and S. Kadomura², ¹Sony Corp. and ²Toshiba Corp., Japan</p>	<p>14:15 I-1-3 Normally-off AlGaIn/GaN HEMT with Recessed Gate for High Power Applications T. Kawasaki, K. Nakata and S. Yaegashi, <i>Eudyna Devices Inc., Japan</i></p>
<p>14:40 A-1-4 Influence of pre-existing electron traps on drive current in MISFETs with HfSiON gate dielectrics R. Iijima, M. Takayanagi, T. Yamaguchi, M. Koyama and A. Nishiyama, <i>Toshiba Corp., Japan</i></p>	<p>14:40 B-1-4 Effect of Process Induced Strain in 35 nm FDSOI Devices with Ultra-Thin Silicon Channels C. Gallon¹, C. Fenouillet-Beranger², S. Denorme¹, F. Boeuf¹, V. Fiori¹, N. Loubet¹, T. Kormann¹, M. Broekaert¹, P. Gouraud¹, F. Leverd¹, G. Imbert¹, C. Chaton², C. Laviron², L. Gabette¹, F. Vigilant¹, P. Garnier¹, H. Bernard¹, A. Tarnowka³, A. Vandooren¹, R. Pantel¹, F. Pionnier¹, S. Jullian¹, S. Cristoloveanu³ and T. Skotnicki¹, ¹STMicroelectronics, ²CEA-LETI, ³Philips, ⁴Freescale Semiconductors and ⁵IMEP, France</p>	<p>14:40 C-1-4 A Novel Short-time Characterization Method of SIV Properties by Using the Empirical Equation M. Takahashi¹, T. Harada², N. Mitsu¹, K. Tsukamoto², S. Ogawa² and T. Ueda², ¹Matsushita Semiconductor Engineering Co. Ltd. and ²Matsushita Electric, Japan</p>	<p>14:30 D-1-4 Photo-sensing Resolution of Unwired-communication Chip in Inhomogeneous RF-magnetic Field T. Hasebe, Y. Yazawa, T. Tase, M. Kamahori, K. Watanabe and T. Oonishi, <i>Hitachi, Ltd., Japan</i></p>	<p>14:30 E-1-4 Self-formation of High-Density and High-Uniformity InAs Quantum-Dots on GaSb/GaAs Layers by Molecular Beam Epitaxy M. Ohta, T. Kanto and K. Yamaguchi, <i>Univ. of Electro-Communications, Japan</i></p>	<p>14:30 F-1-4 A Piezoelectric ZnO Film Prepared by RF Magnetron Sputtering D. S. Liu¹, C. H. Li¹, C. Y. Wu¹ and C. T. Lee², ¹National Formosa Univ. and ²National Cheng Kung Univ., Taiwan</p>	<p>14:30 G-1-4 Independent Tuning of the Confinement and Density in a Quantum Point Contact using a Center Gate and a Back Gate H. M. Lee^{1,2}, K. Muraki¹, E. Y. Chang² and Y. Hirayama^{1,3}, ¹NTT Basic Research Labs., ²National Chiao Tung Univ. and ³SORST-JST, Japan</p>	<p>14:40 H-1-4 Performance and Reliability of MIM (Metal-Insulator-Metal) Capacitors with ZrO₂ for 50nm DRAM Application K. R. Yoon, K. V. Im, J. H. Yeo, E. A. Chung, Y. S. Kim, C. Y. Yoo, S. T. Kim, U. I. Chung and J. T. Moon, <i>Samsung Electronics Co. Ltd., Korea</i></p>	<p>14:30 I-1-4 Enhanced Breakdown Characteristic of AlGaIn/GaN HEMTs Using a Gate/Drain Double Field-Plate Structure S. Kim and K. Yang, <i>KAIST, Korea</i></p>
			<p>14:45 D-1-5 Micro-Heater Array for Tunable Fiber-Bragg Grating V. K. Singh¹, M. Sasaki¹, K. Hane¹, S. Okude² and H. Hosoya², ¹Tohoku Univ. and ²Fujikura Ltd., Japan</p>	<p>14:45 E-1-5 Long-Wavelength Emission from Strain Controlled InAs/GaAs Self-Assembled Quantum Dots T. Inoue¹, K. Matsushita¹, M. Kikuno¹, T. Kita¹, O. Wada¹, H. Mori², T. Sakata² and H. Yasuda¹, ¹Kobe Univ. and ²Osaka Univ., Japan</p>	<p>14:45 F-1-5 Studies on the Nature of Deep Level Defects in GaCrN Diluted Magnetic Semiconductor S. Shanthi, S. Kimura, S. Kobayashi, M. S. Kim, Y. K. Zhou, H. Hasegawa and H. Asahi, <i>Osaka Univ., Japan</i></p>	<p>14:45 G-1-5 Relaxation Behavior of Sputter Epitaxy Si_{1-x}Ge_x Film on P-Type Si(001) and NDR Observation from Hole-Tunneling RTD at RT J. Kubota, A. Hashimoto and Y. Suda, <i>Tokyo Univ. of Agriculture and Technology, Japan</i></p>	<p>14:45 H-1-5 A New ICP-CVD SiO₂ Passivation for High Voltage Switching AlGaIn/GaN HFETs M. W. Ha, S. C. Lee, J. C. Her, K. S. Seo and M. K. Han, <i>Seoul National Univ., Korea</i></p>	

Room 301 (A)

15:00 A-1-5
Effects of Aluminum and Nitrogen Profile Control on Electrical Properties of HfAlON Gate Dielectric MOSFETs
H. Ota¹, A. Ogawa², M. Kadoshima⁴, W. Mizubayashi¹, K. Okada², T. Nabatame², H. Satake² and A. Toriumi^{1,3}, ¹MIRAI-ASRC, ²MIRAI-ASET and ³Univ. of Tokyo, Japan

Room 501 (B)

15:00 B-1-5
Performance Enhancement under High-Temperature Operation and Physical Origin of Mobility Characteristics in Ge-rich strained SiGe-on-Insulator pMOSFETs
T. Tezuka¹, S. Nakaharai¹, Y. Moriyama¹, N. Hirashita¹, N. Sugiyama¹, A. Tanabe¹, K. Usuda¹ and S. Takagi^{2,3}, ¹MIRAI-ASET, ²MIRAI-AIST and ³Univ. of Tokyo, Japan

Room 502 (C)

15:00 C-1-5
Electrical Characteristics of Porous Zeolite Interlayer Dielectrics
T. Yoshino¹, G. Guan², N. Hata¹, N. Fujii¹ and T. Kikkawa^{1,4}, ¹MIRAI-ASRC-AIST, ²ASRC-AIST, ³MIRAI-ASET and ⁴Hiroshima Univ., Japan

Room 503 (D)

15:00 D-1-6
Thickness Effects on pH Response of HfO₂ Sensing Dielectric Improved by Rapid Thermal Annealing
C. S. Lai, C. M. Yang and T. F. Lu, *Chang Gung Univ., Taiwan*

15:15 D-1-7
Resonant Silicon Mass Sensor with Capacitive Readout
S. J. Kim, T. Ono and M. Esashi, *Tohoku Univ., Japan*

Room 504 (E)

15:00 E-1-6
Highly enhanced efficiency and stability of Photo- and Electro-Luminescence of Nano-Crystalline Porous Silicon by High-Pressure Water Vapor Annealing
B. Gelloz¹ and N. Koshida^{1,2}, ¹Tokyo Univ. of Agriculture and Technology and ²Quantum 14 Co., Japan

15:15 E-1-7
Higher luminance LEDs with nano-structured surface fabricated by self-assembled block-copolymer
A. Fujimoto and K. Asakawa, *Corporate Research & Development Center, Toshiba, Japan*

Room 505 (F)

15:00 F-1-6
Growth and Characterization of GaCrN/AlGaN/GaCrN Trilayer Structures
M. S. Kim, Y. K. Zhou, S. Emura, S. Hasegawa and H. Asahi, *Osaka Univ., Japan*

15:15 F-1-7
Controlled Growth of High Quality and Surface-Clean Multicomponent Thin Films for Nanoelectronics Applications by Using Substrates with Artificial Steps
K. Endo¹, P. Badica^{2,3}, H. Sato⁴ and H. Akoh⁴, ¹NeRI, AIST, ²Tohoku Univ., ³INCDEFM and ⁴CERC, AIST, Japan

Room 401 (G)

15:00 G-1-6
Fabrication of Fluoride Resonant Tunneling Diodes on V-grooved Si(100) Substrates
S. Watanabe, T. Sugisaki, Y. Toriumi, M. Maeda and K. Tsutsui, *Tokyo Tech, Japan*

15:15 G-1-7
High Peak-to-Valley Current Ratio of CdF₂/CaF₂ Resonant Tunneling Diode grown on Si(100) substrates by Nanoarea Local Epitaxy
T. Kanazawa¹, A. Morosawa¹, M. Watanabe^{1,2} and M. Asada^{1,3}, ¹Tokyo Tech, ²SORST-IJT and ³CREST-IJT, Japan

Room 402 (H)

15:00 H-1-5
Improvement of Retention time by Hydrogen Penetration Slit in DRAM Integration with Triple Metallization.
J. H. Lee, J. S. Park, I. G. Kim, T. S. Kim, S. H. Cheon, A. R. Hong, J. M. Chang, D. J. Kim, J. Y. Noh, Y. S. Kim, J. S. Yoon, K. H. Yang and K. Oh, *Samsung Electronics Co. Ltd., Korea*

Room 403 (I)

15:00 I-1-6
High Speed AlGaIn/GaN MIS-HEMT with High Drain and Gate Breakdown Voltages
S. Yagi¹, M. Inada¹, Y. Yamamoto¹, G. Piao¹, Y. Yano², K. Hikosaka¹, M. Shimizu¹ and H. Okumura¹, ¹AIST and ²Taiyo Nippon Sanso Corp., Japan

15:15 I-1-7
Suppression of the leakage current of a Ni/Au Schottky Barrier Diode fabricated on AlGaIn/GaN heterostructure by oxidation
S. C. Lee, M. W. Ha, J. C. Her, J. Y. Lim, K. S. Seo and M. K. Han, *Seoul National Univ., Korea*

Break

Break

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
Area 1: Advanced Gate Stack / Si Processing Science A-2: High-k Gate Dielectric Stacks II (15:45-17:45) Chairs: S. Miyazaki (Hiroshima Univ.) M. Niwa (Matsushita)	Area 3: CMOS Devices / Device Physics B-2: Mobility Enhancement Technology (15:45-17:25) Chairs: K. Ohuchi (Toshiba) D. Hisamoto (Hitachi)	15:45 C-1-6 Study on Reliability of Metal Fuse for Sub-100nm Technology D. Park, C. S. Hyun, H. C. Kim, H. J. Kang, T. H. Cho, S. G. Kim, H. J. Moon, J. W. Jung, K. Y. Lee and K. S. Oh, <i>Samsung Electronics Co. Ltd., Korea</i>	Area 11: Micro / Nano Electromechanical and Bio-Systems D-2: Design and Packaging (15:45-17:15) Chairs: T. Ono (Tohoku Univ.) Y. Takamura (JAIST)	Area 7: Photonic Devices and Device Physics E-2: Lasers and LEDs (15:45-17:45) Chairs: O. Wada (Kobe Univ.) M. Ezaki (Toshiba)	Area 8: Advanced Material Synthesis and Crystal Growth Technology F-2: Growth and Synthesis of New Materials II (15:45-17:15) Chairs: H. Asahi (Osaka Univ.) Y. Nanishi (Ritsumeikan Univ.)	Area 9: Physics and Applications of Novel Functional Materials and Devices G-2: Silicon Nanodevices (15:45-17:45) Chairs: Y. Takahashi (Hokkaido Univ.) M. Tabe (Shizuoka Univ.)	Area 4: Advanced Memory Technology H-2: Flash Memory I (15:45-17:35) Chairs: T. Kobayashi (Hitachi) C. Hsu (eMemory Tech.)	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics I-2: Novel Devices and Applications (15:45-17:15) Chairs: S. Tanaka (NEC) S. Kuroda (Eudina Devices)
15:45 A-2-1 Physical Origin of Fast Transient Charging in Hafnium Based Gate Dielectrics B. H. Lee ^{1,2} , R. Choi ¹ , S. C. Song ¹ , J. Sim ¹ , C. D. Young ¹ , G. Bersuker ¹ , H. K. Park ^{1,3} and H. Hwang ¹ , ¹ International Sematech, ² IBM and ³ GIST, USA	15:45 B-2-1 Examination of the Universality of Hole Mobility in Strained-Si p-MOSFETs S. Takagi ¹ , K. Takeda ¹ , S. Sugahara ¹ and T. Numata ² , ¹ Univ. of Tokyo and ² MIRAI-ASET, Japan	Area 2: Characterization and Materials Engineering for Device Integration C-2: New Technology (15:45-17:55) Chairs: T. Yoda (Toshiba) M. Nihei (Fujitsu Labs.)	15:45 D-2-1 (Invited) Programmable Self-Assembly Across the Micro and Nano Scales K. F. Böhringer, <i>Univ. of Washington, USA</i>	15:45 E-2-1 (Invited) Recent Trend in High-Speed/Low-Power-Consumption Light Sources for MAN/Ethernet Applications M. Aoki, S. Makino, J. Shimizu, H. Arimoto and K. Nakahara, <i>Hitachi, Ltd., Japan</i>	15:45 F-2-1 Growth of Boron Nitride on 6H-SiC Substrate by Flow-rate Modulation Epitaxy Y. Kobayashi and T. Makimoto, <i>NTT Basic Research Labs., Japan</i>	15:45 G-2-1 Large Temperature Dependence of Coulomb Blockade Oscillations in Room-Temperature Operating Silicon Single-Hole Transistor M. Kobayashi, M. Saitoh and T. Hiramoto, <i>Univ. of Tokyo, Japan</i>	15:45 H-2-1 (Invited) Nitride-based Nonvolatile Memory and Role of SiON Dielectric Film for Performance Improvement T. Ishimaru ¹ , N. Matsuzaki ¹ , T. Hashimoto ² and H. Kume ¹ , ¹ Hitachi, Ltd., ² Renesas Technology Corp., Japan	15:45 I-2-1 N-type Diamond Schottky Diodes M. Suzuki ¹ , S. Koizumi ² , M. Katagiri ^{2,3} , T. Ono ¹ , N. Sakuma ¹ , H. Yoshida ¹ and T. Sakai ¹ , ¹ Toshiba Corp., ² NIMS and ³ Univ. of Tsukuba, Japan
16:05 A-2-2 Exact Trap Level Estimation of HfSiON Films with Various Atomic Compositions M. Koike, T. Ino, Y. Kamimuta, Y. Mitani and A. Nishiyama, <i>Toshiba Corp., Japan</i>	16:05 B-2-2 Direct Measurement of Circuit Performance Enhancement under Mechanically Applied Uniaxial Strain T. Miyashita and T. Tanaka, <i>Fujitsu Labs. Ltd., Japan</i>	16:05 C-2-1 Innovative Al Damascene Process for Nanoscale Interconnects K. I. Choi, S. H. Han, D. Y. Kim, S. Yun, J. W. Hong, S. W. Lee, B. H. Kim, S. T. Kim, U. I. Chung and J. T. Moon, <i>Samsung Electronics Co. Ltd., Korea</i>	16:15 D-2-2 Integrated RF-MEMS Technology with Wafer-Level Encapsulation K. Kuwabara ¹ , M. Urano ¹ , J. Kodate ¹ , N. Sato ¹ , T. Sakata ¹ , H. Ishii ¹ , T. Kamei ² , K. Kudou ² , M. Yano ² and K. Machida ¹ , ¹ NTT Microsystem Integration Labs. and ² NTT Advanced Technology, Japan	16:15 E-2-2 Optical 3R Wavelength Conversion by a combination of Self-pulsating DFB Laser and SOA-based Mach-Zehnder Interferometer S. Nishikawa ^{1,2} , M. Gotoda ^{1,2} , T. Nishimura ^{1,2} , T. Miyahara ^{1,2} , T. Hatta ^{1,2} , G. I. Hatakoshi ^{1,2} , K. Takagi ^{1,2} , T. Aoyagi ^{1,2} and Y. Tokuda ^{1,2} , ¹ Mitsubishi Electric Corp. and ² OITDA, Japan	16:00 F-2-2 Flow-rate modulation epitaxy of wurtzite AlBN T. Akasaka and T. Makimoto, <i>NTT Basic Research Labs., Japan</i>	16:00 G-2-2 Very Sharp Room-Temperature Negative Differential Conductance in Silicon Single-Hole Transistor with High Voltage Gain K. Miyaji, M. Saitoh and T. Hiramoto, <i>Univ. of Tokyo, Japan</i>	16:15 H-2-2 Study of Temperature Effect on Low V _T State Behavior of NBit Cells E. Chen, K. F. Chen, N. K. Zous, I. Huang, L. Liu, Y. J. Chen, S. Chen, M. S. Chen, L. T. Ho, W. P. Lu, W. Ting, J. Ku, A. Weng, H. C. Liou and C. Y. Lu, <i>Macronix International Ltd., Corp., Taiwan</i>	16:00 I-2-2 Sensing Mechanism of InP Hydrogen Sensors Using Pt Schottky Diodes Formed by Electrochemical Process T. Kimura, H. Hasegawa, T. Sato and T. Hashizume, <i>Hokkaido Univ., Japan</i>
16:25 A-2-3 Influences of Initial Bulk Traps on Negative Bias Temperature Instability of HfSiON I. Hirano, T. Yamaguchi, Y. Mitani, R. Iijima, K. Sekine, M. Takayanagi, K. Eguchi and N. Fukushima, <i>Toshiba Corp., Japan</i>	16:25 B-2-3 Unified Roughness Scattering Model Incorporating Scattering Component induced by Thickness Fluctuation in SOI MOSFETs T. Ishihara ¹ , K. Uchida ¹ , J. Koga ¹ and S. Takagi ² , ¹ Toshiba Corp. and ² Univ. of Tokyo, Japan	16:25 C-2-2 Microstructural evolution of MIM capacitor prepared by ALD system at elevated temperature C. H. Lin, C. C. Wang, P. J. Tzeng, C. S. Liang, W. M. Lo, H. Y. Li, L. S. Lee, S. C. Lo, Y. W. Chou and M. J. Tsai, <i>Industrial Technology Research Inst., Taiwan</i>	16:30 D-2-3 Thinning technology for lithium niobate wafer by surface activated bonding and chemical mechanical polishing C. C. Wu ¹ , R. H. Horng ¹ , D. S. Wu ¹ , C. J. Ting ^{2,3} , H. Y. Tsai ² and C. P. Chou ¹ , ¹ National Univ. of Chung-Hsing, ² Industrial Technology Research Inst. and ³ National Chia Tung Univ., China	16:30 E-2-3 Continuous-Wave Operation of 1.23μm Highly Strained InGaAs Quantum-Well Ridge Waveguide Lasers on GaAs Substrates M. Ezaki ^{1,2} , M. Kushibe ^{1,2} , R. Hashimoto ^{1,2} , G. I. Hatakoshi ^{1,2} , M. Nishioka ¹ and Y. Arakawa ¹ , ¹ Univ. of Tokyo and ² Toshiba Corp., Japan	16:15 F-2-3 First-Principles Calculation of Bandgap Bowing Parameter for Wurtzite InAlGaN Quaternary Alloy using Large Supercell T. Takizawa ¹ , S. Nakazawa ¹ , T. Ueda ¹ , T. Tanaka ¹ and T. Egawa ² , ¹ Matsushita Electric and ² Research Center for Nano-Device and System, Nagoya Inst. of Technology, Japan	16:15 G-2-3 Multifunctional device by using a quantum dot array T. Kaizawa, T. Oya, M. Arita and Y. Takahashi, <i>Hokkaido Univ., Japan</i>	16:35 H-2-3 NeoFlash [®] - True Logic Based 0.18μm Single Poly Embedded SONOS Flash H. M. Lee ¹ , L. Lim ² , S. M. Jung ² , S. T. Woo ² , H. M. Chen ¹ , C. Y. Lin ¹ , R. Shen ¹ , C. D. Wang ³ , C. C. H. Hsu ¹ and S. C. Sun ² , ¹ eMemory Technology Inc. and ² Chartered Semiconductor Manufacturing, Taiwan	16:15 I-2-3 Experimental Demonstration of Ideal Noise Shaping in Resonant Tunneling Delta-Sigma Modulator for High resolution, Wide Band A/D Converters K. Maezawa ¹ , M. Sakou ¹ , W. Matsubara ¹ , T. Mizutani ² and H. Matsuzaki ² , ¹ Nagoya Univ. and ² NTT, Japan

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
<p>16:45 A-2-4 NBTI Dependence on Dielectric Thickness in Ultra-scaled HfSiO Dielectric/ ALD-TiN Gate Stacks S. A. Krishnan¹, M. Quevedo², R. Harris³, P. D. Kirsch⁴, R. Choi¹, B. H. Lee⁴, G. Bersuker¹, J. Peterson¹, H. J. Li¹, C. Young¹ and J. C. Lee⁶, ¹International Sematech, ²Texas Instruments, ³AMD, ⁴IBM, ⁵Infineon and ⁶Univ. of Texas at Austin, USA</p> <p>17:05 A-2-5 Improvement in the asymmetric Vfb shift of poly-Si/HfSiON/Si by inserting oxygen diffusion barrier layers into the interfaces Y. Kamimuta, M. Koyama, T. Ino, K. Sekine, M. Sato, K. Eguchi, M. Takayanagi, M. Tomita and A. Nishiyama, <i>Toshiba Corp., Japan</i></p> <p>17:25 A-2-6 Effects of Nitrogen Concentration and Post-treatment on Reliability of HfSiON Gate Dielectrics in Inversion States M. Sato, T. Aoyama, K. Sekine, T. Yamaguchi, I. Hirano, K. Eguchi and Y. Tsunashima, <i>Toshiba Corp., Japan</i></p>	<p>16:45 B-2-4 Physical Origins of Surface Carrier Density Dependences of Interface- and Remote-Coulomb Scattering Mobility in Si MOS Inversion Layer Y. Nakabayashi¹, J. Koga¹, T. Ishihara¹ and S. Takagi², ¹Toshiba Corp. and ²Univ. of Tokyo, Japan</p> <p>17:05 B-2-5 Improvement of Mobility on Ultra-thin Body SOI MOSFETs by Use of High Pressure Hydrogen Annealing Y. Son, M. S. Rahman, K. Im, M. Chang, H. Park and H. Hwang, <i>Gwangju Inst. of Science and Technology, Korea</i></p>	<p>16:45 C-2-3 New Three-Dimensional Integration Technology Using Chip-to-Wafer Bonding to Achieve Ultimate Super Chip Integration T. Fukushima, Y. Yamada, H. Kikuchi and M. Koyanagi, <i>Tohoku Univ., Japan</i></p> <p>17:05 C-2-4 Characteristics of Silicon-on-Low-K Insulator (SOLK) MOSFET with Metal Back-Gate Y. Yamada, H. Oh, T. Sakaguchi, T. Fukushima and M. Koyanagi, <i>Tohoku Univ., Japan</i></p> <p>17:25 C-2-5 (Invited) Integration Challenges for Carbon Nanotubes F. Kreupl, M. Liebau, R. Seidel, A. P. Graham, G. S. Duesberg and E. Unger, <i>Infineon, Germany</i></p>	<p>16:45 D-2-4 Magnetic capture of a single magnetic nanoparticle using nano-electromagnets H. K. Kim¹, S. H. Hong¹, S. W. Hwang^{1,2}, J. S. Hwang², D. Ahn², S. Seong¹ and T. H. Park³, ¹Korea Univ., ²Inst. of Quantum Information Processing and Systems and ³Seoul National Univ., Korea</p> <p>17:00 D-2-5 Beam forming in solids with a microstructured surface J. Kapelewski and B. Lila, <i>Military Univ. of Technology, Poland</i></p>	<p>16:45 E-2-4 MBE Growth and Characterization of InGaAsSbN Quantum Well Laser Diodes at 2 μm Wavelength Region grown on InP Substrates Y. Kawamura^{1,2}, T. Nakagawa¹ and N. Inoue¹, ¹Osaka Prefecture Univ. and ²CREST-JST, Japan</p> <p>17:00 E-2-5 High Power operation of GaN-based laser diode with high slope efficiency K. Kuramoto¹, A. Ohno¹, T. Yamada², H. Okagawa², Z. Kawazu¹, K. Kawasaki¹, N. Tomita¹, K. Shiozawa¹, K. Kanamoto¹, H. Watanabe¹, M. Takemi¹, T. Yagi¹, H. Murata² and A. Shima¹, ¹Mitsubishi Electric Corp. and ²Mitsubishi Cable Industries, Ltd., Japan</p> <p>17:15 E-2-6 High Power Operation of 660-nm Laser Diodes with a Long Cavity K. Shibata, H. Nishiguchi, Y. Yoshida, M. Sasaki, K. I. Ono, T. Yagi and A. Shima, <i>Mitsubishi Electric Corp., Japan</i></p> <p>17:30 E-2-7 Improvements in for N-Side-Up GaN/Mirror/Si LEDs Using High Reflective Ohmic Contacts S. H. Huang¹, D. S. Wu^{1,2}, K. F. Pan³ and R. H. Horng³, ¹National Chung Hsing Univ., ²National Formosa Univ. and ³National Chung Hsing Univ., Taiwan</p>	<p>16:30 F-2-4 InGaN quantum wells with small potential fluctuation T. Akasaka, H. Gotoh, H. Nakano and T. Makimoto, <i>NTT Basic Research Labs., Japan</i></p> <p>16:45 F-2-5 Triple Luminescence Peaks Observed in the InGaAsN/GaAs Single Quantum Well Grown by MOVPE W. C. Chen, Y. K. Su, R. W. Chuang and S. H. Hsu, <i>National Cheng Kung Univ., Taiwan</i></p> <p>17:00 F-2-6 Growth and characteristics of GaNAs/GaAs MQW by molecular beam epitaxy K. Takao¹, K. Fujii¹, H. Miyagawa¹, N. Tsurumachi¹, H. Itoh¹, N. Sumida¹, S. Nakanishi¹, H. Akiyama² and S. Koshiba¹, ¹Univ. of Kagawa and ²Univ. of Tokyo, Japan</p>	<p>16:45 G-2-5 Artificial Dislocation Network in Silicon-on-Insulator Layer for Single-Electron Devices Y. Ishikawa, C. Yamamoto and M. Tabe, <i>Shizuoka Univ., Japan</i></p> <p>17:00 G-2-6 Characterization of MultiStep Electron Charging to Silicon-Quantum-Dot Floating Gate by Applying Pulsed Gate Biases T. Nagai, M. Ikeda, Y. Shimizu, S. Higashi and S. Miyazaki, <i>Hiroshima Univ., Japan</i></p> <p>17:15 G-2-7 Studies on MOSFET Low-Frequency Noise for Electrometer Applications N. Clement, H. Inokawa and Y. Ono, <i>NTT Basic Research Labs., Japan</i></p> <p>17:30 G-2-8 Fowler-Nordheim current oscillations in Si(111)/SiO₂/twisted-Si(111) tunneling structures D. Moraru¹, H. Kato¹, S. Horiguchi², Y. Ishikawa¹, H. Ikeda¹ and M. Tabe¹, ¹Shizuoka Univ. and ²Akita Univ., Japan</p>	<p>16:55 H-2-4 Program Boosting with Local Short-Channel-Effect (LSCE) Unique to Charge Trapping Memory Using Hot-Carrier-Injection T. Kobayashi¹, H. Tomiye¹, O. Oka¹, H. Futai², S. Hara¹, K. Koyama¹ and T. Oda¹, ¹Sony Corp. and ²Sony Semiconductor Kyushu Corp., Japan</p> <p>17:15 H-2-5 Data Retention Characteristics of MONOS Devices with High-k Dielectrics and High-work Function Metal-gates for Multi-gigabit Flash Memory J. S. Lee, C. S. Kang, Y. C. Shin, C. H. Lee, K. T. Park, J. S. Sel, V. Kim, B. I. Choe, J. S. Sim, J. Choi and K. Kim, <i>Samsung Electronics Co. Ltd., Korea</i></p>	<p>16:30 I-2-4 Novel Differential-Mode RTD/HBT MOBILE-based D-Flip Flop IC Y. Jeong, T. Kim and K. Yang, <i>KAIST, Korea</i></p> <p>16:45 I-2-5 High-Speed Digital Circuits Using RTD as Load-Element H. Kim, S. Yeon, S. Song, S. Park and K. Seo, <i>Seoul National Univ., Korea</i></p> <p>17:00 I-2-6 Low leakage gate current of InP transistors with hot electron extracted by attractive potential around i-InP/metal gate Y. Miyamoto^{1,2}, R. Nakagawa¹, I. Kashima¹, M. Ishida¹ and K. Furuya^{1,2}, ¹Tokyo Tech and ²CREST-JST, Japan</p>

18:30-20:30 Banquet (PORTOPIA HOTEL Room KAIRAKU)

18:30-20:30 Banquet (PORTOPIA HOTEL Room KAIRAKU)

Wednesday, September 14

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
Area 1: Advanced Gate Stack / Si Processing Science	Area 3: CMOS Devices / Device Physics			Area 7: Photonic Devices and Device Physics	Area 8: Advanced Material and Crystal Growth Technology	Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 4: Advanced Memory Technology	
A-3: High-k Gate Dielectric Stacks III (9:15-10:15) Chairs: J. Yugami (Renesas), Y. Nara (Selete)	B-3: Carrier Transport I (9:15-10:15) Chairs: H. C. Lin (National Chiao Tung Univ.), M. Ogawa (Kobe Univ.)			E-3: Photonic Crystals and Light Control (9:15-10:30) Chairs: S. Noda (Kyoto Univ.), M. Tokushima (NEC)	F-3: Nanostructure Fabrications (9:15-10:30) Chairs: S. Shimomura (Osaka Univ.), H. Yamaguchi (NTT)	G-3: Quantum Information Devices (9:15-10:30) Chairs: T. Usuki (Fujitsu), T. Fujisawa (NTT)	H-3: SRAM (9:15-10:15) Chairs: C. Hsu (eMemory Tech.), Y. Yamauchi (Sharp)	
9:15 A-3-1 Dielectric Constant Behavior of Hf-O-N System T. Ino, Y. Kamimuta, M. Suzuki, M. Koyama and A. Nishiyama, <i>Toshiba Corp., Japan</i>	9:15 B-3-1 Impact of The Improved High Performance Si(110) Oriented MOSFETs by Using Accumulation-Mode Fully Depleted SOI Devices W. Cheng, A. Teramoto, M. Hirayama, S. Sugawa and T. Ohmi, <i>Tohoku Univ., Japan</i>			9:15 E-3-1 Design and Simulation of Ring Resonator Switches using Electro-Optic Materials Y. Tanushida and S. Yokoyama, <i>Hiroshima Univ., Japan</i>	9:15 F-3-1 (Invited) Quantum Dots, Quantum Dot Molecules and Quantum Dot Crystals O. G. Schmidt ¹ , A. Rastelli ¹ , M. Stoffel ¹ , G. J. Beirne ² , C. Hermannstaedter ² and P. Micher ² , ¹ Max-Planck-Inst. fuer Festkoerperforschung and ² Universitaet Stuttgart, Germany	9:15 G-3-1 (Invited) Probing Charge and Spin Excitations in Quantum Dots and Molecules J. J. Finley, H. J. Krenner, E. Clark, M. Kroutvar, D. Heiss, S. Schäck, M. Bichler and G. Abstreiter, <i>Walter Schottky Inst., Germany</i>	9:15 H-3-1 High Density and Ultra-Low Power Mobile SRAM Using the Novel Double S ² (Stacked Single-crystal Silicon) Technology and KrF lithography K. Kwak, W. Cho, J. Kim, J. Shim, H. Lim, J. Jeong, C. Hong, J. Kim, H. Cho, B. Choi, J. Kim, S. Kwon, S. M. Jung and K. Kim, <i>Samsung Electronics Co. Ltd., Korea</i>	
9:35 A-3-2 Permittivity Enhancement of Hf _{0.5} Si _{0.5} O ₂ Film with High Temperature Annealing K. Tomida, K. Kita and A. Toriumi, <i>Univ. of Tokyo, Japan</i>	9:35 B-3-2 Si Substrate Orientation Induced Worse Hot Carrier Degradation in Novel (110)/<111'> Oriented Devices S. Chiang, M. F. Lu, Y. C. Liu, S. Huang-Lu, W. T. Shiau and S. C. Chien, <i>United Microelectronics Corp., Taiwan</i>			9:30 E-3-2 Optical Properties of Line-Defect Waveguides in Square-Lattice-of-Pillars Photonic Crystals for Optical Buffer Application M. Tokushima, J. Ushida, A. Gomyo and K. Shinoda, <i>NEC Corp., Japan</i>	9:45 F-3-2 Formation of Germanium-Rich Nanodots by Selective Oxidation of An As-Deposited Thin Hydrogenated Amorphous Silicon-Germanium Layer S. Y. Lo, P. J. Wu, R. H. Yeh and J. W. Hong, <i>National Central Univ., Taiwan</i>	9:45 G-3-2 Pulse Area Control of the Exciton Rabi Oscillation in InAs/GaAs Single Quantum Dot K. Goshima ^{1,2} , K. Komori ^{1,2} , S. Yamauchi ^{1,2} , I. Morohashi ^{1,2} , A. Shikanai ^{1,2} and T. Sugaya ^{1,2} , ¹ AIST and ² CREST-JST, Japan	9:35 H-3-2 Highly Reliable and Manufacturable Low-Temperature Plasma Assisted Oxidation for High Density SRAM with Double Stacked Cell Structure C. S. Kim, Y. J. Noh, J. H. Heo, D. C. Kim, Y. G. Shin, U. I. Chung and J. T. Moon, <i>Samsung Electronics Co. Ltd., Korea</i>	
9:55 A-3-3 Thermal Stability Improvements for HfO ₂ by Fluorine Implantation C. S. Lai ¹ , W. C. Wu ² , J. C. Wang ³ and T. S. Chao ² , ¹ Chang Gung Univ. and ² National Chiao Tung Univ., ³ Nanya Technology Corp., Taiwan	9:55 B-3-3 Device Design of High-Speed Source-Heterojunction-MOS-Transistors (SHOT) under 10-nm Regime T. Mizuno ^{1,2} and S. Takagi ^{1,3} , ¹ MIRAI-AIST, ² Kanagawa Univ. and ³ Univ. of Tokyo, Japan			9:45 E-3-3 Highly Enhanced Speed and Efficiency of Si Nano-Photodiode with a Surface-Plasmon Antenna J. Fujikata, T. Ishi, K. Makita, T. Baba and K. Ohashi, <i>NEC Corp., Japan</i>	10:00 F-3-3 Study of InGaN red emission multiple Quantum Dots T. C. Wang ¹ , H. C. Kuo ² , C. E. Tsai ¹ , M. Y. Tsai ² , J. T. Hsu ¹ and T. D. Lee ¹ , ¹ Industrial Technology Research Inst. and ² National Chiao Tung Univ., Taiwan	10:00 G-3-3 Development of Electrically Driven Single-Photon Emitter at Optical Fiber Bands T. Miyazawa ¹ , J. Tatebayashi ¹ , T. Nakaoka ¹ , M. Takatsu ¹ , S. Ishida ¹ , S. Iwamoto ¹ , K. Takemoto ² , S. Hirose ² , T. Usuki ² , N. Yokoyama ² and Y. Arakawa ¹ , ¹ Univ. of Tokyo and ² Fujitsu Labs. Ltd., Japan		

10:00 E-3-4 (Invited)
Slow Light Using
Semiconductor
Quantum Wells and
Quantum Dots for
Future Optical
Networks
S. L. Chuang, S. W. Chang
and H. Su, *Univ. of Illinois
at Urbana Champaign,
USA*

10:15 F-3-4
Selective Formation of
Self-Organized InAs
QDs on Patterned GaAs
Substrates by
Molecular Beam
Epitaxy
A. Ueta¹, K. Akahana¹,
S. Gozu¹, N. Yamamoto¹
and N. Ohtani², ¹*National
Inst. of Information and
Communications
Technology and ²Doshisha
Univ., Japan*

10:15 G-3-4
Real-time observation
of charge state transi-
tions in a double quan-
tum dot
T. Hayashi¹, T. Fujisawa^{1,2},
R. Tomita² and
Y. Hirayama^{1,3}, ¹*NTT Basic
Research Labs.*, ²*Tokyo
Tech and ³SORST-JST,
Japan*

Break

**Area 1: Advanced
Gate Stack / Si
Processing Science**

A-4: Characterization
of Gate Dielectrics
(10:45-12:15)
Chairs: H. Satake
(ASET)
K. Shiraishi
(Univ. of
Tsukuba)

10:45 A-4-1 (Invited)
Nanoscale
Observations for
Degradation
Phenomena in SiO₂ and
High-k Gate Insulators
using Conductive-
Atomic Force
Microscopy
S. Zaima, A. Seko,
M. Sakashita, H. Kondo,
A. Sakai and M. Ogawa,
Nagoya Univ., Japan

11:15 A-4-2
A novel inversion pulse
measurement technique
to investigate transient
charging characteristics
in high-k NMOS transi-
stors
R. Choi¹, B. H. Lee²,
H. K. Park³, C. D. Young¹,
J. H. Sim¹, S. C. Song¹ and
G. Bersuker¹, ¹*International
Sematech*, ²*IBM and ³GIST,
USA*

**Area 3: CMOS
Devices / Device
Physics**

B-4: Carrier Transport
Modeling
(10:45-12:05)
Chairs: M. Ogawa
(Kobe Univ.)
K. Kurimoto
(Matsushita
Electric)

10:45 B-4-1
Effects of Electron-
Phonon Interaction on
Transport
Characteristics of Sub-
10-nm Bulk-MOSFETs
H. Takeda and N. Mori,
Osaka Univ., Japan

11:05 B-4-2
Suppression of the
rebound of hot-electrons
from the drain region in
ballistic transport due to
device geometry: A Monte
Carlo study
T. Kurusu and K. Natori,
Univ. of Tsukuba, Japan

**Short Presentation
P1, P2 and P4
(10:30-12:15)**
Chair: H. Matsuoka
(Hitachi)

**Short Presentation
P6, P7, P8 and P9
(10:30-12:15)**
Chair: Y. Hirayama
(NTT)

Break

**Area 7: Photonic
Devices and Device
Physics**

E-4: Si Photonics and
Optical Interconnects
(10:45-12:15)
Chairs: M. Tokushima
(NEC)
M. Ezaki
(Toshiba)

10:45 E-4-1
Novel Laser Diode
Structure consisting of
a Si Waveguide and
Compound-
Semiconductor MQW
layers for Si Platform
Integration
S. Kodama^{1,2}, H. Park¹,
A. Fang¹ and J. E. Bowers¹,
¹*Univ. of California Santa
Barbara and ²NTT, Japan*

11:00 E-4-2
Electroluminescence
from MOS Capacitors
with Si Implanted
Oxide on p-type and n-
type Si Substrate
T. Matsuda¹, T. Ibe¹,
K. Nishihara¹, H. Iwata¹,
S. Iwatsubo² and
T. Ohzone¹, ¹*Toyama
Prefectural Univ.*, ²*Toyama
Industrial Technology
Center and ³Okayama
Prefectural Univ., Japan*

**Area 8: Advanced
Material Synthesis
and Crystal Growth
Technology**

F-4: Si and Related
Materials
(10:45-12:15)
Chairs: O. G. Schmidt
(Max-Planck-
Inst.)
S. Miyazaki
(Hiroshima
Univ.)

10:45 F-4-1
Creation of Strained
and Relaxed SiGe films
simultaneously through
Ge condensation on
SOI
M. Mukherjee-Roy,
A. Agarwal, C. H. Tung,
R. Kumar, L. K. Bera,
N. Balasubramanian and
D. L. Kwong, *Inst. of
Microelectronics,
Singapore*

11:00 F-4-2
A Novel Approach to
fabricate High Ge con-
tent SiGe on Insulator
from Amorphous SiGe
deposited on SOI
wafers
S. Balakumar¹, F. Gao^{1,2},
S. J. Lee³, C. H. Tung¹,
R. Kumar¹, T. Sudhiranjan³,
Y. L. Foo¹,
N. Balasubramanian¹ and
D. L. Kwong¹, *Inst. of
Microelectronics*, ²*National
Univ. of Singapore and
³Inst. of Materials Research
and Engineering,
Singapore*

**Area 9: Physics and
Applications of Novel
Functional Materials
and Devices**

G-4: Novel Devices I
(10:45-12:00)
Chairs: K. Ishibashi
(RIKEN)
H. Mizuta
(Tokyo Tech)

10:45 G-4-1
Acoustic Emission
Characteristics of
Nanocrystalline Porous
Silicon Device Driven
as an Ultrasonic
Speaker
K. Tsubaki¹, T. Komoda¹
and N. Koshida²,
¹*Matsushita Electric and
²Tokyo Univ. of Agriculture
and Technology, Japan*

11:00 G-4-2
Superconducting
Proximity Effect on
Piezoresistance in a
Superconductor-
Semiconductor
Junction
H. Okamoto¹, T. Akazaki¹,
M. Ueki² and
H. Yamaguchi¹, ¹*NTT Basic
Research Labs.* and ²*NTT
Electronics Techno Corp.,
Japan*

**Area 4: Advanced
Memory Technology**

H-4: Flash Memory II
(10:45-11:45)
Chairs: Y. Yamauchi
(Sharp)
T. Kobayashi
(Hitachi)

10:45 H-4-1
Feasibility analysis of
direct tunneling
through medium-k
dielectrics for embed-
ded RAM applications
B. Govoreanu¹,
R. Degraeve¹,
T. Kauerauf^{1,2}, W. Magnus¹,
D. Wellekens¹,
G. Groeseneken^{1,2} and
J. V. Houdt¹, ¹*IMEC and
²Katholieke Univ. Leuven,
Belgium*

11:05 H-4-2
Impact of V_{th} interfer-
ence suppression using
a novel Poly Si shield
on FLASH memories.
T. Fukumura, S. Shimizu,
Y. Ikeda, M. Shimizu,
M. Fujinaga, K. Ishikawa,
F. Ohta, A. Fukasawa,
T. Yoshitake, K. Hirao,
O. Tsuchiya and Y. Ohji,
*Renesas Technology Corp.,
Japan*

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)	
<p>11:35 A-4-3 Evidence of Electrical and Structural Evolution of Gate Dielectric Breakdown Observed by Conductive Atomic Force Microscopy L. Zhang and Y. Mitani, <i>Toshiba Corp., Japan</i></p>	<p>11:25 B-4-3 A First Principles Study on Electronic Band Structures of Nano-Scaled SOI Films Y. Teratani, T. Ando, H. Tsuchiya and T. Miyoshi, <i>Kobe Univ., Japan</i></p>			<p>11:15 E-4-3 Investigation of β-FeSi₂/Si Heterostructures by Photoluminescence with Different Optical Configurations Y. Terai¹, Y. Maeda², K. Akiyama³ and Y. Fujiwara⁴, <i>Osaka Univ., Kyoto Univ. and Kanagawa Industrial Technology Research Inst., Japan</i></p>	<p>11:15 F-4-3 Influence of H₂/SiH₄ Ratio on the Deposition Rate and Morphology of Polycrystalline Silicon Films Deposited by Atmospheric Pressure Plasma CVD H. Ohmi¹, H. Kakiuchi¹, K. Yasutake¹, Y. Nakahama², Y. Ebata², Y. Kumayasu¹ and Y. Mori¹, <i>Osaka Univ. and Sharp, Japan</i></p>	<p>11:15 G-4-3 Room Temperature Electroluminescence of CdF₂/CaF₂ Inter-sub-band Transition Laser Structures grown on Si Substrate K. Jinen¹, T. Kikuchi¹, M. Watanabe^{1,2} and M. Asada^{1,3}, <i>Tokyo Tech, SORST-JST and CREST-JST, Japan</i></p>	<p>11:25 H-4-3 Highly Reliable 256Mb NOR Flash MLC with Self-Aligned Process and Controlled Edge Profile W. H. Kwon¹, J. I. Han¹, B. Kim², C. K. Baek², S. P. Sim¹, W. H. Lee¹, J. H. Han¹, C. Jung¹, H. K. Lee¹, Y. K. Jang¹, J. H. Park¹, D. M. Kim², C. K. Park¹ and K. Kim¹, <i>Samsung Electronics Co. Ltd. and Korea Inst. for Advanced Study, Korea</i></p>		
<p>11:55 A-4-4 Characterization of Novel HfTiO Gate Dielectrics Post-treated by NH₃ Plasma and Ultra-violet Rays J. C. Wang¹, W. C. Wu¹, C. S. Lai¹, J. W. Lee¹, K. C. Chiang², D. C. Shie², T. F. Lei² and C. L. Lee², <i>Nanya Technology Corp., National Chiao Tung Univ., Chang Gung Univ. and National Nano Device Labs., Taiwan</i></p>	<p>11:45 B-4-4 Development of Electric Conductivity Simulator Based on Tight-Binding Quantum Chemical Molecular Dynamics H. Tsuboi¹, H. Setogawa¹, M. Koyama¹, A. Endou¹, M. Kubo^{1,2}, E. Broclawik¹ and A. Miyamoto¹, <i>Tohoku Univ. and PRESTO-JST, Japan</i></p>			<p>11:30 E-4-4 Fabrication of spin-coat optical waveguides for optically interconnected LSI and influence of fabrication process on lower layer MOS capacitors T. Tabei¹, K. Maeda², S. Yokoyama¹ and H. Sunami¹, <i>Hiroshima Univ. and Central Glass Co., LTD, Japan</i></p>	<p>11:30 F-4-4 Epitaxial Growth of Ferromagnetic Silicide Fe₃Si on Si (111) Substrate T. Sadoh, H. Takeuchi, K. Ueda, A. Kenjo and M. Miyao, <i>Kyushu Univ., Japan</i></p>	<p>11:30 G-4-4 Electroluminescence of Oxygen Deficient YAlO₃ Crystals M. Ando¹, T. Sakaguchi¹, A. Yamanaka², Y. Kawabe² and E. Hanamura², <i>CREST-JST and Chitose Inst. of Science & Technology & CREST-JST, Japan</i></p>			
				<p>11:45 E-4-5 Multi-Chip Shared-Memory Module with Optical Interconnection for Parallel Processor System H. Kuribara, H. Hashimoto, T. Fukushima and M. Koyanagi, <i>Tohoku Univ., Japan</i></p>	<p>11:45 F-4-5 Nanoporous Ultra Low-k Dielectrics Prepared with Covalently Bonded Adamantylphenol Pore Generators B. J. Cha, S. Kim and K. Char, <i>Seoul National Univ., Korea</i></p>	<p>11:45 G-4-5 Resonant terahertz photomixing in integrated HEMT-QWIP device V. Ryzhii¹, M. Ryzhii¹, I. Khmyrova¹, T. Otsuji² and M. S. Shur³, <i>Univ. of Aizu, Tohoku Univ. and Rensselaer Polytechnic Inst, Japan</i></p>			
				<p>12:00 E-4-6 A 51,272-gate-count Dynamic Optically Reconfigurable Gate Array in a standard 0.35μm CMOS Technology M. Watanabe and F. Kobayashi, <i>Kyushu Inst. Of Technology, Japan</i></p>	<p>12:00 F-4-6 Surface Hall Potentiometry to Characterize Functional Semiconductor Films K. Arima, K. Hiwa, R. Nakaoka and M. Morita, <i>Osaka Univ., Japan</i></p>				

Lunch

13:00–15:00 Poster Session (Reception Hall, 3F)

Lunch

13:00–15:00 Poster Session (Reception Hall, 3F)

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
Area 1: Advanced Gate Stack / Si Processing Science	Area 3: CMOS Devices / Device Physics	Area 2: Characterization and Materials Engineering for Device Integration	Area 5: Advanced Circuits and Systems	Area 7: Photonic Devices and Device Physics	Area 10: Organic Materials Science, Device Physics, and Applications	Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 11: Micro / Nano Electromechanical and Bio-Systems	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics
A-5: Characterization & Reliability of Gate Dielectrics (15:15-16:35) Chairs: S. Miyazaki (Hiroshima Univ.) B. Mizuno (UJT Lab.)	B-5: Advanced CMOS Technology II (15:15-16:45) Chairs: K. Ohuchi (Toshiba) D. Hisamoto (Hitachi)	C-5: Characterization (15:15-16:45) Chairs: N. Hata (AIST) F. Mizuno (Meisei Univ.)	D-5: Antennas and Sensor (15:15-16:35) Chairs: K. Masu (Tokyo Tech) R. Fujimoto (Toshiba)	E-5: Detectors and Sensors I (15:15-16:45) Chairs: T. Hatta (Mitsubishi Electric) K. Komori (AIST)	F-5: Molecular Electronics and Physics I (15:15-16:45) Chairs: K. Kudo (Chiba Univ.) Y. Ohmori (Osaka Univ.)	G-5: Novel Devices II (15:15-16:45) Chairs: K. Matsumoto (Osaka Univ.) Y. Takahashi (Hokkaido Univ.)	H-5: Bio Sensors and Chips I (15:15-16:45) Chairs: H. Tabata (Osaka Univ.) H. Sugihara (Matsushita Electric)	I-5: Nitride Devices (15:15-16:45) Chairs: T. Hashizume (Hokkaido Univ.) T. Enoki (NTT)
15:15 A-5-1 Thermal Degradation of HfSiON Dielectrics Caused by TiN Gate Electrodes and Its Impact on Electrical Properties H. Watanabe ¹ , S. Yoshida ¹ , Y. Watanabe ¹ , T. Shimura ¹ , K. Yasutake ¹ , Y. Akasaka ² , Y. Nara ³ , K. Nakamura ² and K. Yamada ⁴ , ¹ Osaka Univ., ² SELETE and ³ Waseda Univ., Japan	15:15 B-5-1 (Invited) Perspective on Emerging Devices and their Impact on Scaling Technologies S. Biesemans, <i>IMEC, Belgium</i>	15:15 C-5-1 (Invited) Nano-meter order Structures of Porous Low-k Films and their Impacts on Cu/Low-k Processes M. Shimada ¹ , J. Shimanuki ² , Y. Otsuka ³ , T. Harada ⁴ , Y. Inoue ⁵ and S. Ogawa ¹ , ¹ SELETE, ² NIS-SAN ARC, Ltd. and ³ Toray Research Center, Japan	15:15 D-5-1 An SOI-CMOS Active Magnetic Probe for High-Frequency Electromagnetic Emissions S. Aoyama ¹ , S. Kawahito ¹ , T. Yasui ² and M. Yamaguchi ³ , ¹ Shizuoka Univ. and ² Tohoku Univ., Japan	15:15 E-5-1 Active Pixel Sensor Using a PMOSFET-Type Photodetector with a Transfer Gate for Variable Photosensitivity S. H. Seo, S. H. Lee, M. Y. Do, J. K. Shin and P. Choi, <i>Kyungpook National Univ., Korea</i>	15:15 F-5-1 (Invited) Recent Progress of Organic Transistor Integrated Circuits for Large-Area Sensor Applications T. Someya, T. Sakurai, T. Sekitani, H. Kawaguchi, S. Iba, Y. Kato and Y. Noguchi, <i>Univ. of Tokyo, Japan</i>	15:15 G-5-1 Fabrication of Defect-Free Sub-10 nm Si Nanocolumn for Quantum Effect Devices Using Cl Neutral Beam Process T. Kubota ¹ , J. K. Chen ¹ , Y. Uraoka ² , T. Fuyuki ² , I. Yamashita ³ , S. Yamasaki ⁴ and S. Samukawa ¹ , ¹ Tohoku Univ., ² Nara Inst. of Science and Technology, ³ Matsushita Electric and ⁴ AIST, Japan	15:15 H-5-1 (Invited) Bionanotechnology with Membrane Proteins: Mechanics and Electronics S. A. Contera ¹ , K. Voitchovsky ¹ , H. Hammett ¹ , C. S. Ramanujan ¹ , N. Toledo ² , V. Lemaître ¹ , M. de Planque ¹ , A. Watts ¹ , K. Sumitomo ² , K. Torimitsu ² and J. F. Ryan ¹ , ¹ Univ. of Oxford and ² NTT Corp., UK	15:15 I-5-1 (Invited) Characterization of AlGaIn/GaN HFETs on a Si Substrate Grown T. Egawa, <i>Nagoya Inst. of Technology, Japan</i>
15:35 A-5-2 Local Current Leakage Characterization in La:O ₃ -Al ₂ O ₃ Composite Films by Conductive Atomic Force Microscopy A. Seko, T. Sago, M. Sakashita, A. Sakai, M. Ogawa and S. Zaima, <i>Nagoya Univ., Japan</i>	15:45 B-5-2 Investigation of N-Channel Triple-Gate MOSFETs on (100) SOI Substrate K. Endo, M. Masahara, Y. Liu, T. Matsukawa, K. Ishii, E. Sugimata, H. Takashima, H. Yamauchi and E. Suzuki, <i>AIST, Japan</i>	15:45 C-5-2 Comparison of Pore Shape Models for Small Angle X-ray Scattering of a Disordered Porous Silica Low-k Film N. Kunishige ¹ , N. Hata ^{1,2} , N. Fujii ³ and T. Kikkawa ^{2,3} , ¹ AIST, ² MIRAI-AIST, ³ MIRAI-ASET and ⁴ Hiroshima Univ., Japan	15:35 D-5-2 Integration of 0.45- μ m ² On-Chip-Antenna (OCA) with High Output Power for 2.45GHz RFID Tag L. H. Guo, H. Y. Li, A. P. Popov, Y. B. Choi, Y. H. Wang, V. Bliznetsov, W. G. Yeoh, G. Q. Lo, N. Balasubramanian and D. L. Kwong, <i>Inst. of Microelectronics, Singapore</i>	15:30 E-5-2 Reduction of Random Noise for CMOS Image Sensors with 22 μ m \times 2.2 μ m Pixel J. Jung, J. Lyu, H. Y. Kim, H. Lee, J. Song, Y. You, H. Noh, D. Lee and K. Kim, <i>Samsung Electronics Co. Ltd., Korea</i>	15:45 F-5-2 Effects of CsF/Metal Cathode Interface on Electron Injection in Organic Light-Emitting Diodes Fabricated by Wet-Process Z. Kin ¹ , K. Yoshihara ² , H. Kajii ¹ , K. Hayashi ³ and Y. Ohmori ¹ , ¹ Osaka Univ. and ² Kinki Univ., Japan	15:30 G-5-2 Effect of ion diffusion on switching voltage of solid-electrolyte nanometer switch N. Banno ^{1,2} , T. Sakamoto ^{1,2} , T. Hasegawa ^{2,3} , K. Terabe ^{2,3} and M. Aono ^{2,3} , ¹ NEC Corp., ² JST and ³ NIMS, Japan	15:45 H-5-2 High-throughput Screening of Mutant Biomolecules Using mRNA Display and Microreactor Array Chips Y. Hosoi ¹ , K. Takahashi ¹ , M. Biyani ² , N. Nemoto ¹ , T. Akagi ¹ and T. Ichiki ^{1,4} , ¹ Univ. of Tokyo, ² Saitama Small Enterprise Promotion Corp., ³ AIST and ⁴ PRESTO-JST, Japan	15:45 I-5-2 Normally-off Operation of Non-polar AlGaIn/GaN Heterojunction FETs Grown on R-plane Sapphire M. Kuroda, H. Ishida, T. Ueda and T. Tanaka, <i>Matsushita Electric, Japan</i>
15:55 A-5-3 Importance of Leakage Current Noise Analysis for Accurate Lifetime Prediction of High-k Gate Dielectrics K. Okada ¹ , H. Ota ² , T. Horikawa ³ , Y. Tamura ³ , T. Sasaki ³ , T. Aoyama ⁴ , F. Ootsuka ⁴ and A. Toriumi ^{2,4} , ¹ MIRAI-ASET, ² MIRAI-ASRC-AIST, ³ SELETE and ⁴ Univ. of Tokyo, Japan	16:00 B-5-3 A Surrounding-Gate Transistor with Multi-Pillar Silicon Channels J. Park and J. C. S. Woo, <i>Univ. of California Los Angeles, USA</i>	16:05 C-5-3 Adsorption in-situ Spectroscopic Ellipsometry Analysis of Disordered Porous Silica Low-k Films X. Li ¹ , N. Fujii ² , N. Hata ^{1,3} and T. Kikkawa ^{1,4} , ¹ AIST, ² MIRAI-ASET, ³ MIRAI-AIST and ⁴ Hiroshima Univ., Japan	15:55 D-5-3 Analysis of Transmission Characteristics of Gaussian Monocycle Pulse for Silicon Integrated Antennas K. Kimoto, N. Sasaki, P. K. Saha, M. Nitta, T. Kikkawa and M. Sasaki, <i>Hiroshima Univ., Japan</i>	15:45 E-5-3 Improved Efficiency-Bandwidth Product of Modified Uni-Travelling Carrier Photodiode Structures Utilizing an Undoped Photo-Absorption Layer D. H. Jun ¹ , J. H. Jang ¹ , I. Adesida ² and J. I. Song ¹ , ¹ Gwangju Inst. of Science and Technology and ² Univ. of Illinois at Urbana Champaign, Korea	16:00 F-5-3 Electrical bistability of organic thin-film devices using Ag electrode M. Terai, K. Fujita and T. Tsutsui, <i>Kyushu Univ., Japan</i>	15:45 G-5-3 Temperature dependence of Space Charge Limited Current (SCLC) in thin films of silicene nanocrystals M. A. Rafiq ¹ , Y. Tsuchiya ² , H. Mizuta ³ , S. Uno ⁴ , Z. A. K. Durrani ⁵ and W. I. Milne ¹ , ¹ Univ. of Cambridge, ² Tokyo Tech and ³ Hitachi Cambridge Lab., UK	16:00 H-5-3 Immobilization of DNA Probes onto Gold Surface and its Application for a Fully Electric Detection of DNA Hybridization by Field Effect Transistor Sensor Y. Ishige ¹ , M. Shimoda ² and M. Kamahori ¹ , ¹ Central Research Lab., Hitachi, Ltd. and ² Hitachi ULSI Systems Co., Ltd., Japan	16:00 I-5-3 AlGaIn/GaN HEMTs with inclined-gate-recess structure Y. Aoi, Y. Ohno, S. Kishimoto, K. Maezawa and T. Mizutani, <i>Nagoya Univ., Japan</i>

Room 301 (A)

16:15 A-5-4
Reliable Extractions of EOT and V_{th} in Poly-Si Gate High-k MISFETs through Advanced Modeling of Gate and Substrate Capacitances
N. Yasuda¹, H. Ota², T. Horikawa³, T. Nabatame¹, H. Satake¹, A. Toriumi^{2,3}, Y. Tamura⁴, T. Sasaki⁴ and F. Ootsuka⁴,
¹MIRAI-ASET, ²MIRAI-ASRC-AIST, ³Univ. of Tokyo and ⁴SELETE, Japan

Room 501 (B)

16:25 B-5-4
Analytical model for subband engineering in undoped double gate MOSFETs
M. Ferrier^{1,2}, R. Clerc¹, G. Panakakis¹, G. Ghibaudo¹, F. Boeuf¹ and T. Skotnicki²,
¹Lab. IMEP and ²STMicroelectronics, France

Room 502 (C)

16:25 C-5-4
Width Scaling and Layout Variation Effects on Dual Damascene Copper Interconnects
Electromigration
M. H. Lin^{1,2}, K. P. Chang², K. C. Su² and T. Wang¹,
¹National Chiao Tung Univ. and ²United Microelectronics Corp., Taiwan

Room 503 (D)

16:15 D-5-4
A 2.4 GHz Differential Wavelet Generator in 0.18 μ m CMOS for 1.4 Gbps UWB Impulse Radio in Wireless Inter/Intra-Chip Data Communication
P. K. Saha, N. Sasaki and T. Kikkawa, Hiroshima Univ., Japan

Room 504 (E)

16:00 E-5-4
A Bias-Dependent Equivalent-Circuit Model of High Performance Evanescently Coupled Photodiode with Partially P-Doped Absorption Layer
Y. S. Wu, D. M. Lin, F. H. Huang, W. Y. Chiu, J. W. Shi and Y. J. Chan, National Central Univ., Taiwan

Room 505 (F)

16:15 F-5-4
Memory Effect of Device Based on a Conjugated Donor-Acceptor Copolymer
Y. Song¹, Q. Ling¹, C. Zhu¹, E. T. Kang¹, S. H. Chan¹, Y. Wang² and D. L. Kwong²,
¹National Univ. of Singapore and ²Inst. of Microelectronics, Singapore

Room 401 (G)

16:00 G-5-4
Temperature dependent characteristics of diamond MESFET
H. Ye, M. Kasu, Y. Yamauchi, N. Maeda, S. Sasaki and T. Makimoto, NTT, Japan

Room 402 (H)

16:15 H-5-4
Silicon-Nitride-Coated Silicon Biochip for Real-time Optical Sensing of Biomolecular Interaction
T. Fujimura, S. Taniguchi, K. Takenaka and Y. Goto, Hitachi, Ltd., Japan

Room 403 (I)

16:15 I-5-4
Novel quaternary AlInGaN/GaN HFET grown by MOCVD on sapphire substrate
Y. Liu, T. Egawa, H. Jiang and H. Ishikawa, Nagoya Inst. of Technology, Japan

16:15 E-5-5

Heterojunction Bipolar Phototransistor with Monolithic Integrated Microlens
S. J. Cho, J. Kim, S. H. Shin, H. Y. Yang and Y. S. Kwon, KAIST, Korea

16:30 F-5-5

Spectroscopy of Photocurrent Transients to Study Polaron states in the HOMO-LUMO Gap of MEH-PPV
G. S. Samal, S. Nandi, S. P. Singh and Y. N. Mohapatra, Indian Inst. of Technology Kanpur, India

16:15 G-5-5

High frequency gate bias response of carbon nanotube field effect transistor
S. H. Hong¹, H. T. Kim¹, H. K. Kim^{1,2}, M. G. Kang¹, J. S. Hwang², G. T. Kim¹, S. W. Hwang^{1,2} and D. Ahn²,
¹Korea Univ. and ²Univ. of Seoul, Korea

16:30 H-5-5

DNA Immobilization on Au/Sapphire Substrate Patterned by Nanolithography
S. Horiike, Y. Oikawa and T. Nishimoto, Shimadzu Corp., Japan

16:30 I-5-5

Barrier Height Enhancement of AlGaIn/GaN Schottky Diodes by P₂S₅/(NH₄)₂S₂ Surface Treatments
L. B. Chang¹, M. J. Jeng², C. H. Chang¹, L. Z. Hsieh¹ and P. Y. Kuei¹,
¹Chang Gung Univ., ²St Johns and St Marys Inst. of Technology and ³Chung-Cheng Inst. of Technology, Taiwan

16:30 E-5-6

Nitride-based p-i-n photodetectors with ITO p-contacts
T. K. Ko¹, S. J. Chang¹, Y. K. Su¹, Y. Z. Chiou², C. S. Chang¹, S. C. Shei¹, W. S. Chen¹ and C. F. Shen¹,
¹National Cheng Kung Univ., ²Southern Taiwan Univ. of Technology and ³South Epitaxy Corp., Taiwan

16:30 G-5-6

Phonon Limited Electron Transport In SOI and Double-Gate MOSFETs Incorporating Realistic Acoustic Phonon Waves
S. Uno¹ and N. Mori²,
¹Claremont Graduate Univ. and ²Osaka Univ., USA

Break

Break

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
Area 1: Advanced Gate Stack / Si Processing Science	Area 3: CMOS Devices / Device Physics	Area 2: Characterization and Materials Engineering for Device Integration	Area 5: Advanced Circuits and Systems	Area 7: Photonic Devices and Device Physics	Area 10: Organic Materials Science, Device Physics, and Applications	Area 9: Physics and Applications of Novel Functional Materials and Devices	Area 11: Micro / Nano Electromechanical and Bio-Systems	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics
A-6: Alternative high-k gate dielectrics (17:00-18:00) Chairs: H. Hwang (Gwangju Inst. of Sci. & Tech.) Y. Tsunashima (Toshiba)	B-6: Device Modeling (17:00-18:00) Chairs: J. C. S. Woo (UCLA) Y. Momiyama (Fujitsu)	C-6: Device Integration II (17:00-18:00) Chairs: T. Tatsumi (Sony) M. Matsuura (Renesas)	D-6: Advanced System LSIs (17:00-18:10) Chairs: M. Mizuno (NEC) H. Yamauchi (Sanyo Electric)	E-6: Detectors and Sensors II (17:00-17:45) Chairs: Y. Lee (Hitachi) T. Hatta (Mitsubishi Electric)	F-6: Molecular Electronics and Physics II (17:00-18:15) Chairs: K. Kato (Niigata Univ.) M. Iwamoto (Tokyo Tech)	G-6: Spintronics (17:00-18:00) Chairs: Y. Ohno (Tohoku Univ.) J. Motohisa (Hokkaido Univ.)	H-6: Bio Sensors and Chips II (17:00-18:15) Chairs: H. Oana (Univ. of Tokyo) T. Nishimoto (Shimadzu)	I-6: Nitride Devices (17:00-18:00) Chairs: T. Hashizume (Hokkaido Univ.) T. Enoki (NTT)
17:00 A-6-1 A New Hf-based Dielectric Member, HfLaOx, for Amorphous High-k Gate Insulators in Advanced CMOS Y. Yamamoto, K. Kita, K. Kyuno and A. Toriumi, <i>Univ. of Tokyo, Japan</i>	17:00 B-6-1 MOSFET Harmonic Distortion up to the Cutoff Frequency: Measurement and Theoretical Analysis Y. Takeda ¹ , D. Navarro ¹ , S. Chiba ¹ , T. Ezaki ¹ , M. Miura-Mattausch ¹ , H. J. Mattausch ¹ , T. Ohguro ² , T. Iizuka ² , M. Taguchi ² , S. Kumashiro ² and S. Miyamoto ² , ¹ Hiroshima Univ. and ² Semiconductor Technology Academic Research Center, Japan	17:00 C-6-1 Comparison between UV and EB cure method for porous PAR / porous MSX hybrid structure K. Fujita, H. Miyajima, S. Nakao, T. Sakanaka, R. Nakata, H. Yano and T. Yoda, <i>Toshiba Corp., Japan</i>	17:00 D-6-1 (Invited) Design and Architecture Exploration for Image and Video Coding Systems C. T. Huang and L. G. Chen, <i>National Taiwan Univ., Taiwan</i>	17:00 E-6-1 Schottky-barrier diamond photodiode using thermally stable WC-based contacts M. Liao, J. Alvarez and Y. Koide, <i>NIMS, Japan</i>	17:00 F-6-1 Photocurrent Generation in Organic Thin Film Solar Cells T. Osasa, S. Yamamoto and M. Matsumura, <i>Osaka Univ., Japan</i>	17:00 G-6-1 (Invited) Spin Hall Effect in a Two Dimensional Spin-Orbit Coupled Semiconductor System J. Wunderlich ¹ , B. Kaestner ² , K. Nomura ³ , J. Sinova ⁴ , A. H. MacDonald ⁵ and T. Jungwirth ^{6*} , ¹ Hitachi Cambridge Lab., ² National Physical Lab., ³ Univ. of Texas at Austin, ⁴ Texas A&M Univ., ⁵ Inst. of Physics ASCR and ⁶ Univ. of Nottingham, UK	17:00 H-6-1 (Invited) Integrated Microfluidic Systems for Cell and Tissue Engineering T. Fujii, <i>Univ. of Tokyo, Japan</i>	17:00 I-6-1 Gamma Radiation Effects on the Ohmic Contact of AlGaIn/GaN HEMTs J. P. Ao ¹ , R. Kan ¹ , T. Hirao ² , H. Okada ¹ , M. Okada ¹ , D. Kikuta ¹ , S. Onoda ² , H. Itoh ² and Y. Ohno ¹ , ¹ Univ. of Tokushima and ² Japan Atomic Energy Research Inst., Japan
17:20 A-6-2 Design Methodology for La ₂ O ₃ -Based Ternally Higher-κ Dielectrics K. Kita, Y. Zhao, Y. Yamamoto, K. Kyuno and A. Toriumi, <i>Univ. of Tokyo, Japan</i>	17:20 B-6-2 Modeling of Body Factor and Subthreshold Swing in Short Channel Bulk MOSFETs A. Tamsir, M. Saitoh, G. Tsutsui and T. Hiramoto, <i>Univ. of Tokyo, Japan</i>	17:20 C-6-2 Via-Profile Controlled, Porous Low-κ/ Cu DDIs with High Thermal Stability H. Ohtake, S. Saito, M. Tagami, M. Tada, M. Abe, N. Furutake and Y. Hayashi, <i>NEC Corp., Japan</i>		17:15 E-6-2 Fabrication of GaAs/GaInNAs Heterojunction Solar Cells Applicable To High-Efficiency Multi-junction Tandem Structures N. Kobayashi ¹ , N. Miyashita ¹ , Y. Shimizu ¹ , Y. Okada ¹ and M. Yamaguchi ² , ¹ Univ. of Tsukuba and ² Univ. of Toyota Technological Inst., Japan	17:15 F-6-2 Study of the transient electroluminescence process using organic light-emitting diodes with a partial doping layer H. Kajii, K. Takahashi, J. S. Kim and Y. Ohmori, <i>Osaka Univ., Japan</i>			17:15 I-6-2 High-Temperature Operation Over 500°C of Pnp AlGaIn/GaN HBTs K. Kumakura and T. Makimoto, <i>NTT Basic Research Labs., Japan</i>
17:40 A-6-3 Film structures and electrical properties of Pr silicate formed by pulsed laser deposition K. Ariyoshi, M. Sakashita, A. Sakai, M. Ogawa and S. Zaima, <i>Nagoya Univ., Japan</i>	17:40 B-6-3 Capacitance Due to the Charge Layer Thickness in Nanoscale Capacitors K. Natori, M. Oniki, T. Kuruu and T. Shimizu, <i>Univ. of Tsukuba, Japan</i>	17:40 C-6-3 Comparative Studies of Pore Seal Films for Porous-Silica / Cu Interconnect Y. Shishida ¹ , S. Chikaki ¹ , M. Shimoyama ¹ , R. Yagi ¹ , T. Yoshino ² , T. Ono ¹ , A. Ishikawa ¹ , N. Fujii ¹ , T. Nakayama ¹ , K. Kohmura ¹ , H. Tanaka ¹ , J. Kawahara ¹ , Y. Sonoda ¹ , H. Matsuo ¹ , S. Hishiyama ¹ , T. Yamanishi ¹ , K. Kinoshita ¹ and T. Kikkawa ^{2,3} , ¹ MIRAI-ASET, ² MIRAI-AIST and ³ Hiroshima Univ., Japan	17:30 D-6-2 A Memory-Based Programmable Logic Device Using a Look-Up Table Cascade with Synchronous SRAMs K. Nakamura ¹ , T. Sasao ¹ , M. Matsuura ¹ , K. Tanaka ¹ , K. Yoshizumi ¹ , H. Nakahara ¹ and Y. Iguchi ² , ¹ Kyushu Inst. of Technology and ² Meiji Univ., Japan	17:30 E-6-3 Quick Response Observed in Solid-State Electrochromic Device with an Interfacial Barrier Structure H. Yoshimura and N. Koshida, <i>Tokyo Univ. of Agriculture and Technology, Japan</i>	17:30 F-6-3 Surface Plasmon Excitation and Emitted Light Properties in Otto/Kretschmann Configuration K. Shinbo, T. Yamamoto, Y. Shimizu, Y. Ohdaira, K. Kato and F. Kaneko, <i>Niigata Univ., Japan</i>	17:30 G-6-2 Velocity Measurements of Magnetic Domain Wall by Local Hall Effect Y. Sekine ¹ and J. Nitta ^{1,2} , ¹ NTT Basic Research Labs. and ² CREST-JST, Japan	17:30 H-6-2 Intelligent Neural Implant Microsystem Fabricated Using Multi-Chip Bonding Technique T. Watanabe, K. Motonami, K. Sakamoto, J. Deguchi, R. Kobayashi, K. Komiyama, K. Okumura, T. Fukushima, H. Kurino, H. Mushiaki and M. Koyanagi, <i>Tohoku Univ., Japan</i>	17:30 I-6-3 Influence of Lattice Constants of GaN and InGaIn on Npn-type GaN/InGaIn Heterojunction Bipolar Transistors T. Makimoto ¹ , T. Kido ² , K. Kumakura ¹ , Y. Taniyasu ¹ , M. Kasu ¹ and N. Matsumoto ¹ , ¹ NTT Basic Research Labs. and ² Shonan Inst. of Technology, Japan

Room 301 (A) **Room 501 (B)** **Room 502 (C)** **Room 503 (D)**

17:50 D-6-3
 A stochastic computing chip for measurement of Manhattan distance
 M. Hori¹, M. Ueda² and A. Iwata¹, ¹Hiroshima Univ. and ²Matsushita Electric, Japan

Room 504 (E) **Room 505 (F)** **Room 401 (G)** **Room 402 (H)** **Room 403 (I)**

17:45 F-6-4
 Fabrication and Photoelectrochemical Properties of Porphyrin-Fullerene Assemblies by Self-Assembled and Surface Sol-Gel Processes
 T. Akiyama, K. Matsuoka, K. Kakutani and S. Yamada, *Kyushu Univ., Japan*

18:00 F-6-5
 Electrochemical Behavior and Electronic Characteristics of Self-Assembled Viologen Monolayers using QCM and Au(111) surface
 D. Y. Lee¹, S. H. Park¹, D. J. Qian² and Y. S. Kwon¹, ¹Dong-A Univ. and ²Fudan Univ., Korea

17:45 G-6-3
 Magnetic and Microstructural Properties of FePt L₁₀ Nanoparticle Films Fabricated by Self-Assembled Deposition Method
 J. C. Bea², C. K. Yin¹, M. Nishijima¹, T. Fukushima¹, T. Sadoh³, M. Miyao³ and M. Koyanagi¹, ¹Tohoku Univ., ²JST and ³Kyushu Univ., Japan

17:45 H-6-3
 Evaluation of Electrical Stimulus Current to Retina Cells for Retinal Prosthesis
 K. Motonami, T. Watanabe, J. Deguchi, T. Fukushima, H. Tomita, E. Sugano, M. Sato, H. Kurino, M. Tamai and M. Koyanagi, *Tohoku Univ., Japan*

18:00 H-6-4
 Integration of Superparamagnetic Polymer Composites into Microfluidic Devices for the Feasible Control of Magnetic Beads in Microchannels
 T. Akagi¹, N. Ichikawa² and T. Ichiki^{1,3}, ¹Univ. of Tokyo, ²Toyo Univ. and ³PRESTO-JST, Japan

17:45 I-6-4
 p-InGaN/n-GaN Vertical Conducting Diodes on n⁺-SiC Substrate for High Power Electronic Device Applications
 A. Nishikawa, K. Kumakura and T. Makimoto, *NTT Basic Research Labs., Japan*

18:30–20:30 Rump Session (Room 501, Room 502)

18:30–20:30 Rump Session (Room 501, Room 502)

POSTER SESSION (13:00-15:00, Exhibition Hall)

P1 Advanced Gate Stack / Si Processing Science (28 Papers)

P1-1

Microscopic Effect of Nitrogen Doping on Dielectric Constant of Hf-silicate
H. Momida¹, T. Hamada¹, T. Yamamoto², T. Uda², N. Umezawa³, K. Shiraishi⁴, T. Chikyow³ and T. Ohno^{3,1}, ¹Univ. of Tokyo, ²AdvanceSoft Corp., ³NIMS and ⁴Univ. of Tsukuba, Japan

P1-2

Effect of SiO₂ Underneath Layer on LaAlO₃ High Dielectric Constant Material for Gate Oxide Application
M. Hasan and H. Hwang, *Gwangju Inst. of Science and Technology, Korea*

P1-3

Thermal Stability of the Yttrium Aluminate Film and the Suppression of its structural change and electrical properties degradation
T. Yamamoto¹, Y. Izumi¹, T. Miyamoto¹, H. Seki¹, H. Hashimoto¹, M. Inoue², M. Oosawa², S. Hasaka², Y. Sugita³ and K. Ikeda³, ¹Toray Research Center, ²Taiyo Nippon Sanso Corp. and ³Fujitsu Labs. Ltd., Japan

P1-4

Effect of Starting Interface in Scalability/Device Performance of Ultra-Scaled ALD HfSiON/TiN Gate Stacks
M. A. Quevedo-Lopez¹, S. A. Krishnan¹, P. D. Kirsch¹, J. Peterson¹, H. J. Li¹, M. Kim² and C. Huffman¹, ¹International Sematech and ²Univ. of Texas at Dallas, USA

P1-5

A New Method to Correct Capacitance of High-leakage Ultra-thin Gate Dielectric
B. Y. Tsui^{1,2}, Y. P. Huang¹, F. C. Hsieh¹ and W. H. Wu¹, ¹National Chiao-Tung Univ. and ²National Nano Device Labs., Taiwan

P1-6

Threshold Voltage Instability in nMOSFETs with HfSiO/SiO₂ High-k Gate Stacks
W. H. Wu¹, Y. T. Hou², Y. Jin², H. J. Tao², S. C. Chen², M. S. Liang³, B. Y. Tsui¹ and M. C. Chen¹, ¹National Chiao-Tung Univ. and ²Taiwan Semiconductor Manufacturing Company, Taiwan

P1-7

A Novel Explanation of Substrate Bias Dependent Dielectric Breakdown Behavior with Channel Quantization Effect in Ultrathin Oxide pMOSFETs
S. Chaing, J. W. You, C. T. Lu, M. F. Lu, S. Huang-Lu and S. C. Chien, *United Microelectronics Corp., Taiwan*

P1-8

Improving high-k gate dielectrics properties by high pressure water vapor annealing
P. Panchaipetch¹, H. Nakamura¹, Y. Uraoka¹, T. Fuyuki¹, T. Sameshima² and S. Horii³, ¹Nara Inst. of Science and Technology, ²Tokyo Univ. of Agriculture and Technology and ³Hitachi Kokusai Electric Inc., Japan

P1-9

Reduction of accumulation thickness in metal gate
H. Watanabe¹, K. Nakajima², K. Matsuo², T. Saito² and T. Kobayashi², ¹Toshiba Corp. and ²Semiconductor Company, Toshiba Corp., Japan

P1-10

Analysis of NiSi Fully-silicided Gate on SiO₂ and HfO₂ for CMOS Application
C. F. Huang and B. Y. Tsui, *National Chiao-Tung Univ., Taiwan*

P1-11

Composition control of Ni-silicide by CVD using Ni(PF₃)₄ and Si₃H₈
M. Ishikawa¹, I. Muramoto¹, H. Machida¹, Y. Ohshita², S. Imai³ and A. Ogura³, ¹Tri Chemical Labs. Inc., ²Toyota Technological Inst. and ³Meiji Univ., Japan

P1-12

Work Function Adjustment by Nitrogen Incorporation in HfN Gate Electrode
C. S. Lai¹, S. K. Peng¹, J. C. Wang², T. M. Pan¹, K. M. Fan¹ and J. Y. Wong¹, ¹Chang Gung Univ. and ²Nanya Technology Corp., Taiwan

P1-13

Overcoming Challenges in Metal Gate Etching for Sub-45 nm Technology Node
V. Bliznetsov, R. Kumar, L. K. Bera, W. Y. Loh, C. H. Tung, N. Balasubramanian and D. L. Kwong, *Inst. of Microelectronics, Singapore*

P1-14

Germanium Out-Diffusion in HfO₂ and its Impact on Electrical Properties
Q. Zhang¹, N. Wu¹, C. Zhu¹ and L. K. Bera², ¹National Univ. of Singapore and ²Inst. of Microelectronics, Singapore

P1-15

Gate Stack Integration of Germanium Oxynitride for Germanium MOSFETs
Y. L. Chao¹, R. Scholz² and J. C. S. Woo¹, ¹Univ. of California Los Angeles and ²Max Planck Inst. of Microstructure Physics, USA

P1-16

Atomistic Modeling of Boron Diffusion with Germanium Pre-amorphization for Ultra Shallow S/D Junction in nanometer-scale PMOS Devices
B. J. Kim, J. H. Yoo and T. Won, *Inha Univ., Korea*

P1-17

Influences of Ion Implantation Damages on Elevated Source/Drain Formation for Ultra-Thin Body SOI MOSFET
H. Oh¹, T. Sakaguchi¹, J. Bea², T. Fukushima¹ and M. Koyanagi¹, ¹Tohoku Univ. and ²JST, Japan

P1-18

Ion-Implanted p/n Junction Characteristics in p- and n-type Germanium
T. Nishimura, M. Toyama, K. Kita, K. Kyuno and A. Toriumi, *Univ. of Tokyo, Japan*

P1-19

Impact of Annealing Methods and Sequences on Dopant Activation and Diffusion of Ultra-shallow Implanted Silicon
W. S. Yoo and K. Kang, *WaferMasters, Inc., USA*

P1-20

Effect of Hydrogen on Helium implant-induced Nanocavities
A. Vengurlekar¹, S. Ashok¹, E. Ntsoenzok² and N. D. Theodore³, ¹Pennsylvania State Univ., ²CERI/CNRS and ³Freescale Semiconductor, USA

P1-21

Development of Hybrid Tight-Binding Quantum Chemical Molecular Dynamics Method and Its Application to Boron Implantation Process into Pre-amorphized Silicon Substrate
T. Masuda¹, H. Tsuboi¹, M. Koyama¹, A. Endou¹, M. Kubo^{1,2}, E. Broclawik¹ and A. Miyamoto¹, ¹Tohoku Univ. and ²PRESTO-JST, Japan

P1-22

Ultra-Shallow p+/n Junction Prepared by Low Energy BF₃ Plasma Doping (PLAD) and KrF Excimer Laser Annealing
D. K. Lee, S. K. Baek, C. H. Cho, S. H. Heo and H. S. Hwang, *Gwangju Inst. of Science and Technology, Korea*

P1-23

Dopant Activation Enhancement in Silicon by Hydrogen Treatment
S. Ashok and A. Vengurlekar, *The Pennsylvania State Univ., USA*

P1-24

Application of Microwave Plasma Gate Oxidation to Strained-Si on SiGe and SGOI
M. Nishisaka and T. Asano, *Kyushu Inst. of Technology, Japan*

P1-25

Damage-Free Microwave-Excited Plasma Contact Hole Etching without Carrier Deactivation at the Interface between Silicide and Heavily-Doped Si
T. Goto, M. Terasaki, H. Asahara, H. Nakazawa, A. Inokuchi, J. Yamanaka, A. Teramoto, M. Hirayama, S. Sugawa and T. Ohmi, *Tohoku Univ., Japan*

P1-26

Characterization of Crystalline Defects and Stress in Shallow Trench Isolation by Cathodoluminescence and Raman Spectroscopies
R. Sugie¹, K. Matsuda¹, N. Nagai¹, T. Ajioka¹, M. Yoshikawa¹, T. Mizukoshi², K. Shibusawa² and S. Yo³, ¹Toray Research Center, ²Miyagi Oki Electric Co., Ltd. and ³Oki Electric Industry Co., Ltd., Japan

P1-27

Depth Profile of Various Bonding Configuration of Nitrogen Atoms in Silicon Oxynitrides formed by Plasma Nitridation
H. Nohira¹, S. Shinagawa¹, T. Ikuta², M. Hori², M. Kase², H. Okamoto¹ and T. Hattori¹, ¹Musashi Inst. of Technology and ²Fujitsu Ltd., Japan

P1-28

A new landing plug formation in a submicron self-aligned contact etching
M. S. Lee, S. K. Lee, T. W. Jung, D. D. Lee and S. C. Moon, *Hynix Corp., Korea*

P2 Characterization and Materials Engineering for Device Integration (13 Papers)

P2-1

Hydrocarbon Groups and Film Properties of SiOCH Dielectrics: Theoretical Investigations using Molecular Models
N. Tajima¹, T. Hamada², T. Ohno¹, K. Yoneda³, N. Kobayashi³, S. Hasaka⁴ and M. Inoue⁴, ¹NIMS, ²Univ. of Tokyo, ³SELETE and ⁴Taiyo Nippon Sanso Corp., Japan

P2-2

High frequency dielectric mapping using un-contact probe for dielectric materials
H. Kakemoto, S. M. Nam, S. Wada and T. Tsurumi, *Tokyo Tech, Japan*

P2-3

Infrared Complex Dielectric Function Analysis for Chemical Bonding Structure of Porous Silica Low Dielectric Constant Films
S. Takada¹, N. Hata^{1,2}, S. Hishiyama³, N. Fujii³, T. Nakayama³ and T. Kikkawa^{2,4}, ¹AIST, ²MIRAI-AIST, ³MIRAI-ASET and ⁴Hiroshima Univ., Japan

P2-4

Effect of Pore Generating Materials on the Electrical and Mechanical Properties of Porous Low-k Films
S. Kim¹, J. Hahn² and K. Char¹, ¹Seoul National Univ. and ²Korea Research Inst. of Standards and Science, Korea

P2-5

Grating Metal Structure with Low-K BCB and Electroplated Copper for High-Q Spiral Inductors
S. K. Yeo, S. H. Shin, J. H. Lee and Y. S. Kwon, *KAIST, Korea*

P2-6

UV-Raman Spectroscopy System for Local and Global Strain Measurement in Si
I. Chiba¹, R. Shimidzu¹, K. Yamasaki², D. Kosemura², S. Tanaka² and A. Ogura², ¹PHOTON Design Corp. and ²Meiji Univ., Japan

P2-7

Characterization of Self Assembled Monolayers for Ultra Low-k Films
B. R. Murthy¹, W. M. Yee², A. Krishnamoorthy¹, V. Anand³, K. Y. Yong³, S. F. Choy¹, K. Prasad², R. Kumar¹ and D. C. Frye⁴, ¹Inst. of Microelectronics, ²Nanyang Technological Univ., ³National Univ. of Singapore and ⁴The Dow Chemical Company, Singapore

P2-8

Deep Trench Etching for Chip-to-Chip Three-Dimensional Integration
H. Kikuchi, Y. Yamada, H. Kijima, T. Fukushima and M. Koyanagi, *Tohoku Univ., Japan*

P2-9

High Aspect-Ratio Through-Wafer Interconnections with Thick Oxidized Porous Silicon Sidewall Via
B. J. Kim, M. L. Ha and Y. S. Kwon, *KAIST, Korea*

P2-10

Numerical Study of the Self-Interconnection Assembly Method Using Resin Containing Solder Fillers
K. Ohta, K. Yasuda, M. Matsushima and K. Fujimoto, *Osaka Univ., Japan*

P2-11

The annealing effects of GaN MIS capacitors with photo-CVD oxide layers
Y. Z. Chiou¹, Y. K. Su², S. J. Chang³, C. K. Wang² and J. J. Tang¹, ¹Southern Taiwan Univ. of Technology and ²National Cheng Kung Univ., Taiwan

P2-12

AC Power Loss and Signal Coupling in VLSI backend Interconnects
C. C. Chen¹, C. C. Liao¹, H. L. Kao¹, A. Chin¹, S. P. McAlister² and C. C. Chi³, ¹National Chiao Tung Univ., ²National Research Council of Canada and ³National Tsing-Hua Univ., Taiwan

P2-13

Nickel Germanide Formation on Condensed Ge Layer for Ge-on-Insulator Device Application
H. Choi¹, M. Park^{1,2}, T. Fukushima¹ and M. Koyanagi¹, *Tohoku Univ. and ²Samsung Electronics Co. Ltd., Japan*

P3 CMOS Devices / Device Physics (20 Papers)

P3-1

3D Device Simulation for Neutron-induced Latch-up in CMOS Devices
H. Yamaguchi¹, E. Ibe¹, Y. Yahagi¹ and H. Kameyama², ¹Production Engineering Research Lab., Hitachi Ltd. and ²Renesas Kodaiva Semiconductor Co. Ltd, Japan

P3-2

Characterization of Embedded Poly-Heater PMOSFETs and its Application on In-Line Wafer Level NBTI Monitor
C. S. Lee^{1,2}, W. C. Chang¹, W. S. Ke¹, C. T. Chiang¹, C. F. Lee¹, K. C. Su¹ and M. J. Chen², ¹United Microelectronics Corp. and ²National Chiao Tung Univ., Taiwan

P3-3

DC Hot Carrier Reliability at Elevated Temperatures for nMOSFETs Using 0.13µm Technology
J. C. Lin^{1,3}, S. Y. Chen², H. W. Chen², Z. W. Jhou², H. C. Lin², S. Chou¹, J. Ko¹, T. F. Lei¹ and H. S. Haung², ¹United Microelectronics Corp., ²National Taipei Univ. of Technology and ³National Chiao Tung Univ., Taiwan

P3-4

The Impact of Body-Potential on Hot-Carrier-Induced Device Degradation for 90nm Partially-Depleted SOI nMOSFETs
C. M. Lai¹, C. T. Lin¹, Y. K. Fang¹, W. K. Yeh², J. W. Syu² and W. T. Shiau¹, ¹National Cheng Kung Univ., ²National Univ. of Kaohsiung and ³United Microelectronics Corp., Taiwan

P3-5

Investigation of Accumulation-mode Vertical Double-gate MOSFET
M. Masahara, K. Endo, Y. X. Liu, T. Matsukawa, S. Ouchi, K. Ishii, H. Takashima, E. Sugimata and E. Suzuki, AIST, Japan

P3-6

Characteristics of Metal Gate GOI-MOSFET with High-*k* Gate Dielectric Fabricated by Ge Condensation Method
M. Park^{1,2}, H. Choi¹, J. Bea¹, T. Fukushima¹ and M. Koyanagi¹, ¹Tohoku Univ. and ²Samsung Electronics Co. Ltd., Japan

P3-7

Experimental study on Improving Unclamped Inductive Switching Characteristics of the New Power MOSFET Employing Deep Body Contact
I. H. Ji, Y. H. Choi, S. S. Kim, Y. I. Choi and M. K. Han, Seoul National Univ., Korea

P3-8

Analytical Solutions to Quantum Drift-Diffusion Equations for Quantum Mechanical Modeling of MOS Structures
S. Uno¹, H. Abebe² and E. Cumberbatch¹, ¹Claremont Graduate Univ. and ²Univ. of Southern California, USA

P3-9

Comparison of Random Dopant-Induced Threshold Voltage Fluctuations in Nanoscale Single-, Double-, and Surrounding-Gate Field Effect Transistors
Y. Li, S. M. Yu and C. F. Hsiao, National Chiao Tung Univ., Taiwan

P3-10

Impact of Oxide Thickness Fluctuation on MOSFETs Gate Tunnelling
B. Cheng, S. Roy, A. Martinez and A. Asenov, Univ. of Glasgow, UK

P3-11

Carrier Mobility in Multi-FinFETs with a (111) Channel Surface Fabricated by Orientation-Dependent Wet Etching
Y. X. Liu, E. Sugimata, K. Ishii, M. Masahara, K. Endo, T. Matsukawa, H. Takashima, H. Yamauchi and E. Suzuki, AIST, Japan

P3-12

Accurate Evaluation of Inversion-Layer Mobility and Experimental Extraction of Local Strain Effect in Sub-µm Si MOSFETs
C. Tanaka, K. Ohuchi and J. Koga, Toshiba Corp., Japan

P3-13

Electron and Hole Mobilities in Orthorhombically Strained Silicon
S. T. Chang, National Chung Hsing Univ., Taiwan

P3-14

Investigation and Modeling of Stress Interactions on 90 nm SOI CMOS with Various Mobility Enhancement Approaches
C. T. Lin¹, Y. K. Fang¹, W. K. Yeh², H. C. Chang³, C. H. Hsu³, L. W. Chen³, M. L. Lee³, C. T. Tsai³ and W. T. Shiau³, ¹National Cheng Kung Univ., ²National Univ. of Kaohsiung and ³United Microelectronics Corp., Taiwan

P3-15

MEMS 3-D Stacked RF Transformers Fabricated by 0.18 µm MS/RF CMOS technology With Improved Power Loss and Noise Figure Performances
Y. S. Lin¹, H. B. Liang¹, T. Wang² and S. S. Lu², ¹National Chi-Nan Univ. and ²National Taiwan Univ., Taiwan

P3-16

Mobility Modulation Technology Impact on Device Performance and Reliability for <100> sub-90nm SOI CMOSFETs
C. M. Lai¹, C. T. Lin¹, W. K. Yea², Y. K. Fang¹ and W. T. Shiau³, ¹National Cheng Kung Univ., ²National Univ. of Kaohsiung and ³United Microelectronics Corp., Taiwan

P3-17

The DC Performance of Nanometer MOSFETs: Targets Versus Reality
F. Schwierz, Techn. Univ., Germany

P3-18

A High Performance Embedded 60nm Gate Length CMOSFET with Novel Strained Silicon Process
C. J. Huang¹, K. Y. Chang², S. Chou¹, J. Koe¹, J. H. Huang², H. Liao² and C. Y. Lim², ¹United Microelectronics Corp. and ²United Microelectronics-Singapore Corp., Taiwan

P3-19

A Novel Simplified Process for Self Aligned Planar Wrapping Gate FET's with Directionally Crystallized Si Channel Processed via Sequential Lateral Solidification
Y. W. Park and J. C. S. Woo, Univ. of California Los Angeles, USA

P3-20

The Characteristics and Reliability of Multi-channel Poly-Si TFTs
M. S. Shieh, J. Y. Sang, C. Y. Chen, S. D. Wang and T. F. Lei, National Chiao Tung Univ., Taiwan

P4

Advanced Memory Technology
(11 Papers)

P4-1

The New Technology for DRAM Cell Transistor with S-RCAT and its Size Effect
S. G. Park¹, J. Y. Kim¹, Y. I. Kim¹, H. J. Oh¹, J. H. Kim¹, S. E. Kim¹, W. S. Lee¹, M. S. Shim¹, K. P. Lee¹, Y. J. Park¹, W. S. Lee¹, B. I. Ryu¹ and Y. H. Rho², ¹Samsung Electronics Co. Ltd. and ²Sungkyunkwan Univ., Korea

P4-2

Improvement of Cell Stability at Low Voltage Operation on 6T-SRAM Cell with 0.1µm Channel Width
H. C. Jung, S. An, Y. Son, Y. Cho, J. Nam, K. Koh, K. Kim and W. S. Lee, Samsung Electronics Co. Ltd., Korea

P4-3

Abnormal Disturb Mechanism of sub 100nm NAND Flash
S. J. Joo, H. J. Yang, H. S. Kim and K. H. Noh, Hynix Corp., Korea

P4-4

Characteristics of Band-to-Band Hot Hole Injection for Erasing Operation in Channel Trapping Memory
L. Sun¹, L. Pan¹, H. Pang¹, Y. Zeng¹, Z. Zhang¹, J. Chen² and J. Zhu¹, ¹Tsing-hua Univ. and ²Semiconductor Manufacturing International Corp., China

P4-5

Thorough Diagnoses of the Impact of Flash Memory Cell UV-State Threshold Voltage on the Cell Reliability and Program/Erase Cycling Endurance Performance
V. C. W. Kuo¹, H. P. Hwang¹, C. T. Huang², C. W. Chou², S. M. Tzeng², C. P. Lai¹, T. W. Tzeng¹, Y. E. Huang¹, W. Z. Wong¹, C. S. Yang¹ and S. Pittikoun¹, ¹Powerchip Semiconductor Corp. and ²not with PSC anymore, Taiwan

P4-6

Effect of Compensation Implant in SONOS Flash EEPROMs
P. B. Kumar¹, E. Murakami², S. Kamohara² and S. Mahapatra¹, ¹Indian Inst. of Technology Bombay and ²Renesas Technology Corp., India

P4-7

Non-volatile Al₂O₃ memory using an Al-rich structure as a charge storage layer
S. Nakata¹, K. Saito² and M. Shimada¹, ¹NTT and ²NTT AFTY Corp., Japan

P4-8

A new low temperature APM cleaning process to improve ONO integrity in 0.18 µm stacked-gate EEPROM memory
J. Zhao, J. S. Ng, K. F. Wong, W. Zhang, M. Mukhopadhyay and D. Shukla, Systems on Silicon Manufacturing Corp., Singapore

P4-9

Effects of Voltage Cycling on Polarization and Reliability of 3D SBT Ferroelectric Capacitors Integrated in 0.18µm CMOS Technology
D. Wouters¹, L. Goux¹, J. Lisoni¹, D. Maes¹, H. Vander Meerden¹, V. Paraschiv¹, L. Haspeslagh¹, C. Artoni², G. Corallo² and R. Zambrano², ¹IMEC and ²STMicroelectronics, Belgium

P4-10

Fabrication and Evaluation of Magnetic Tunnel Junction with MgO Tunneling Barrier
T. Sakaguchi, H. Choi and T. Sugimura, Tohoku Univ., Japan

P4-11

Annealing effect of phase change and current control in phase change channel transistor memory
Y. Yin, D. Niida, H. Sone and S. Hosaka, Gunma Univ., Japan

P5

Advanced Circuits and Systems
(9 Papers)

P5-1

A Large Variable Ratio On-Chip Inductor with Spider Legs Shield
T. Yammouch, H. Sugawara, K. Okada and K. Masu, Tokyo Tech, Japan

P5-2

Systematic Analysis and Modeling of On-Chip Spiral Inductors for CMOS RFIC Application
M. C. Tang¹, Y. K. Fang¹, C. M. Lai¹, W. K. Yeh² and T. H. Yeh¹, ¹National Cheng Kung Univ., ²National Univ. of Kaohsiung and ³Realtek Semiconductor Corp., Taiwan

P5-3

An Intelligent Simulation-Based Optimization Technique for Integrated Circuit Design Automation: A Case Study of LNA Circuit Design
Y. Li and H. M. Chou, National Chiao Tung Univ., Taiwan

P5-4

A Novel Fast Lock-in PLL Frequency Synthesizer with Direct Frequency Presetting Circuit
X. Kuang¹, N. Wu¹ and G. Shou², ¹Chinese Academy of Sciences and ²Lihuewangtong Microelectronics Ltd., China

P5-5

Estimation of Wire Length Distribution for Evaluating Performance Improvement of Three-Dimensional LSI
J. Deguchi, Y. Nakatani, T. Sugimura, T. Fukushima and M. Koyanagi, Tohoku Univ., Japan

P5-6

No Feedback ΔΣ ADC for High Frequency Operation Using Frequency ΔΣ Modulator
W. Matsubara, M. Sakou, K. Maezawa and T. Mizutani, Nagoya Univ., Japan

P5-7

THD Measurement and Compensation for Analog Circuits with Fine CMOS Devices
T. Komuro^{1,3}, S. Sobukawa², H. Kobayashi³ and H. Sakayori¹, ¹Agilent Technologies International Japan, Ltd., ²NF Corp. and ³Gunma Univ., Japan

P5-8

A Novel Operation Scheme for Realizing Combined Linear-Logarithmic Response in Photodiode-Type Active Pixel Sensor Cells
A. Hamasaki, M. Terauchi and K. Horii, Hiroshima City Univ., Japan

P6-9

New TxID sequence and Matched Filter implementation for ATSC DTV
J. S. Cha¹, B. Yoon¹, N. Hur², Y. Lee³ and S. Kim¹, ¹Univ. of Seokyeong, ²Sungkyunkwan Univ., ³ETRI, Korea

P6

Compound Semiconductor Circuits, Electron Devices and Device Physics
(13 Papers)

P6-1

Extremely Low Noise Characteristics of 0.15 µm Power Metamorphic HEMT
J. Y. Shim, H. S. Yoon, D. M. Kang, J. Y. Hong and K. H. Lee, ETRI, Korea

P6-2

In_{0.49}GaP/Al_{0.45}GaAs E-pHEMT with High Gate Forward Turn-on Voltage & High Transconductance Linearity
K. Jang, Juyong Lee, Jaehak Lee, K. Seo, Seoul National Univ., Korea

P6-3

Origin of Frequency Dependence in Drain Conductance of InAlAs/InGaAs HEMTs
H. Taguchi, M. Hayakawa, Y. Nakamura, T. Iida and Y. Takanaishi, Tokyo Univ. of Science, Japan

P6-4

Improvement of Linearity in Novel InGaAsN-based HEMTs
Y. K. Su, S. H. Hsu, S. J. Chang and J. D. Wu, *National Cheng Kung Univ., Taiwan*

P6-5

Double-Transconductance-Plateau Characteristics in InGaAs/GaAs Real-Space Transfer High Electron Mobility Transistor
C. S. Lee¹, W. C. Hsu², Y. J. Chen², J. C. Huang² and D. H. Huang², ¹Feng Chia Univ. and ²National Cheng Kung Univ., Taiwan

P6-6

A Comparative Study on the DC, Microwave Characteristics of 0.12 μm Double-Recessed Gate AlGaAs/InGaAs/GaAs PHEMTs Using a Dielectric Assisted Process
J. W. Lim, H. K. Ahn, H. G. Ji, W. J. Chang, J. K. Mun and H. Kim, *ETRI Korea*

P6-7

Novel In_{0.425}Al_{0.575}As/In_{0.5}Ga_{0.5}As Metamorphic δ-HEMTs on GaAs Substrate with Various Channel Designs
W. C. Hsu¹, C. S. Lee², Y. J. Chen¹, J. C. Huang¹ and C. L. Wu³, ¹National Cheng Kung Univ., ²Feng Chia Univ. and ³Transcom, Inc., Taiwan

P6-8

Compact RF Switches Using Dielectric Overhang Gate Process & Stacked Inductor
K. Jang, J. Lee, S. Kim and K. Seo, *Seoul National Univ., Korea*

P6-9

P-type doping for Be/C co-implantation in GaN
K. T. Liu¹, Y. K. Su², S. J. Chang² and Y. Horikoshi³, ¹Cheng Shiu Univ., ²National Cheng Kung Univ. and ³Waseda Univ., Taiwan

P6-10

Enhanced f_{max} and low base resistance in Ni silicided SiGe HBT
H. C. Bae, S. H. Kim, Y. J. Song, S. W. Yoo, S. H. Lee and B. W. Kim, *ETRI, Korea*

P6-11

Enhancement-Mode High Electron Mobility Transistors Lattice-Matched to InP Substrates Utilizing Ti/Pt/Au Gate Metallization
J. H. Jang¹, S. Kim² and I. Adesida², ¹Gwangju Inst. of Science and Technology and ²Univ. of Illinois at Urbana Champaign, Korea

P6-12

HEMT Yield Improvement with Ultrasonic-assisted recess for High speed Integrated Circuit
S. J. Yeon, H. Kim, J. Lee and K. Seo, *Seoul National Univ., Korea*

P6-13

Temperature-Dependent Characteristics of an Sulfur-Passivated AlGaAs/InGaAs/GaAs Pseudomorphic High Electron Mobility Transistor (PHEMT)
P. H. Lai, S. I. Fu, Y. Y. Tsai, C. I. Kao, C. W. Chen, C. H. Yen and W. C. Liu, *National Cheng Kung Univ., China*

P7**Photonic Devices and Device Physics**

(20 Papers)

P7-1

Effect of Surface Treatment on the Performances of Vertical-structure GaN-based High-power LEDs with Electroplating Metallic Substrate
K. M. Uang^{1,2}, S. J. Wang¹, S. L. Chen¹, Y. C. Yang¹, T. M. Chen² and B. W. Liou², ¹National Cheng Kung Univ. and ²Wu-Feng Inst. of Technology, Taiwan

P7-2

Fabrication and characteristics of GaN-based Microcavity LEDs with high reflectivity AlN/GaN DBRs
Y. C. Peng¹, C. C. Kao¹, J. Y. Tsai¹, T. C. Lu¹, H. H. Yao¹, T. T. Kao¹, C. F. Lin², H. C. Kuo and S. C. Wang¹, ¹National Chiao Tung Univ. and ²National Chung Hsing Univ., Taiwan

P7-3

GaN-Based Green Resonant Cavity Light Emitting Diodes
W. K. Wang¹, R. H. Horng¹, S. Y. Huang², J. M. Chen², Y. J. Tsai¹ and D. S. Wu¹, ¹National Chung-Hsing Univ., and ²Da-Yeh Univ., China

P7-4

Light-output Enhanced of GaN-based Light-emitting Diodes by Photoelectrochemical oxidation in H₂O
F. I. Lai, W. Y. Chen, C. C. Kao, H. C. Kuo and S. C. Wang, *National Chiao Tung Univ., Taiwan*

P7-5

High Brightness InGaN/GaN LEDs with ESD Protection
S. C. Shei¹ and C. S. Chang², ¹South Epitaxy Corp. and ²Inst. of Microelectronics, National Cheng Kung Univ., Taiwan

P7-6

Enhanced Light Output of InGaN/GaN Light Emitting Diode with Excimer Laser Etching on Nano-roughened P-GaN Surface
H. W. Huang, J. T. Chu, C. C. Kao, T. H. Hsueh, H. C. Kuo and S. C. Wang, *National Chiao Tung Univ., Taiwan*

P7-7

Nitride-based flip-chip LEDs with transparent ohmic contacts and reflective mirrors
W. S. Chen¹, S. J. Chang¹, Y. K. Su¹, Y. C. Lin¹, C. S. Chang¹, T. K. Ke¹, C. F. Shen¹ and S. C. Shei², ¹National Cheng Kung Univ. and ²South Epitaxy Corp., Taiwan

P7-8

Relative Intensity Noise of Vertical Cavity Surface Emitting Lasers (VCSELs) with Polarization-Selective Feedback
Y. H. Chang, *National Chiao Tung Univ., Taiwan*

P7-9

A Theoretical Study: Effect of Eu and Er ion Dopant on the Electronic Excitations of Yttrium Oxide and Yttrium Oxy-Sulphide.
A. Govindasamy¹, C. Lv¹, H. Tsuboi¹, M. Koyama¹, A. Endou¹, M. Kubo^{1,2}, E. Broclawik¹ and A. Miyamoto¹, ¹Tohoku Univ., ²PRESTO-JST, Japan

P7-10

A Theoretical Study on Influence of Oxygen Vacancies on the Electronic Properties of Indium Oxide and Indium Tin Oxide
C. Lv¹, X. Wang¹, A. Govindasamy¹, H. Tsuboi¹, M. Koyama¹, A. Endou¹, M. Kubo^{1,2}, E. Broclawik¹ and A. Miyamoto¹, ¹Tohoku Univ., and ²PRESTO-JST, Japan

P7-11

Theoretical Design of MgO Protecting Layer in Plasma Display by New Kinetic Monte Carlo Simulator
M. Kubo^{1,2}, H. Kikuchi¹, T. Masuda¹, H. Tsuboi¹, M. Koyama¹, A. Endou¹, H. Kajiyama³ and A. Miyamoto¹, ¹Tohoku Univ., ²PRESTO-JST and ³Univ. of Tokyo Japan

P7-12

Photoluminescence and Electroluminescence Properties of The Er-doped Silicon-Rich Silicon Oxide Films deposited by Pulsed Laser Deposition Technique
Y. Lim¹, C. Ko¹, M. Han¹, C. H. Bae², S. M. Park² and K. Park¹, ¹Univ. of Seoul and ²Kyung Hee Univ., Korea

P7-13

Structural and Optical Properties of Electro-Optic Material: Sputtered (Ba,Sr)TiO₃
M. Suzuki, Z. Xu, Y. Tanushi and S. Yokoyama, *Hiroshima Univ., Japan*

P7-14

Photodetector Characteristics of Metal-Oxide-Semiconductor Tunneling Structures with Transparent Conductive Tin Oxide Gate
M. Chikamoto, H. Hashimoto, K. Horikoshi, A. Shinozaki, S. Morita, K. Arima, J. Uchikoshi and M. Morita, *Osaka Univ., Japan*

P7-15

Novel Fabrication Technique of Optical Waveguides using Low Density Silicon Nitride Films Deposited by Plasma-Enhanced Chemical Vapor Deposition
S. Yokoyama and T. Kakite, *Hiroshima Univ., Japan*

P7-16

Groove-Buried Optical Waveguides Based on Metal Organic Solution-Derived Ba_{0.7}Sr_{0.3}TiO₃ Thin Films
Z. Xu, M. Suzuki, Y. Tanushi, K. Wakushima and S. Yokoyama, *Hiroshima Univ., Japan*

P7-17

InP/InGaAs Partially p-Doped Photodiode with Leaky Optical Waveguide and Distributed Bragg Reflectors for High-Saturation-Current and High-Bandwidth-Responsivity Product
W. Y. Chiu, W. K. Wang, Y. S. Wu, F. H. Huang, D. M. Lin, Y. J. Chan and J. W. Shi, *National Central Univ., Taiwan*

P7-18

Control of Spectral Photosensitivity in Stacked Color Sensors: Proposal and Theoretical Analysis
N. Kakimoto and T. Numai, *Ritsumeikan Univ., Japan*

P7-19

Fabrication of Si thin-film solar cells by hot-wire chemical vapor deposition and laser doping techniques
S. Y. Lien¹, D. S. Wu^{1,2}, Y. C. Lin¹, I. C. Hsieh³ and H. Y. Mao³, ¹National Chung Hsing Univ., ²National Formosa Univ. and ³Da-Yeh Univ., Taiwan

P7-20

Homoeopitaxial ZnSe MIS Photodetectors Using SiO₂ and BST Insulator
T. K. Lin¹, S. J. Chang¹, Y. K. Su¹, Y. Z. Chiou², C. K. Wang¹, S. P. Chang¹, J. J. Tang² and B. R. Huang³, ¹National Cheng Kung Univ., ²Southern Taiwan Univ. of Technology and ³National Yunlin Univ. of Science and Technology, Taiwan

P8**Advanced Material Synthesis and Crystal Growth Technology**

(9 Papers)

P8-1

Constraining the Direction of Carbon Nanotubes by Oxide Capping Layer
K. C. Lin, R. L. Lai, Y. R. Chang, C. P. Juan, T. Y. Chuang, J. K. Shiu, H. C. Tai and H. C. Cheng, *National Chiao Tung Univ., Taiwan*

P8-2

Crystal Growth Mechanism of Spherical Silicon Fabricated by Dropping Method
S. Omae¹, T. Minemoto¹, M. Murozono², H. Takakura¹ and Y. Hamakawa¹, ¹Ritsumeikan Univ. and ²Clean Venture 21 Co., Japan

P8-3

High-Rate Growth of Defect-Free Epitaxial Si at Low Temperatures by Atmospheric Pressure Plasma CVD
T. Wakamiya, H. Ohmi, H. Kakiuchi, H. Watanabe, K. Yasutake, K. Yoshii and Y. Mori, *Osaka Univ., Japan*

P8-4

High-Rate Deposition of Intrinsic Amorphous Silicon Layers for Solar Cells using Very High Frequency Plasma at Atmospheric Pressure
H. Kakiuchi¹, H. Ohmi¹, Y. Kuwahara¹, M. Matsumoto², Y. Ebata³, K. Yasutake¹, K. Yoshii¹ and Y. Mori¹, ¹Osaka Univ., ²Sanyo Electric Company and ³Sharp, Japan

P8-5

Study of Effects of Metal Layer on Hydrogen Desorption from Hydrogenated Amorphous Silicon Using Temperature-Programmed Desorption
Y. Hamaoka, H. Ohmi, H. Kakiuchi and K. Yasutake, *Osaka Univ., Japan*

P8-6

Fabrication of InP and InGaAs air-hole type Two-dimensional Photonic Crystals by Selective Area MOVPE
S. Hashimoto, J. Takeda, A. Tarumi, S. Hara, J. Motohisa and T. Fukui, *Univ. of Hokkaido, Japan*

P8-7

Precise Control of Growth of VCSEL Structure by using MBE *in-situ* Reflectance Monitor
M. Mizutani, F. Teramae, K. Takeuchi, T. Murase, S. Naritsuka and T. Maruyama, *Meijo Univ., Japan*

P8-8

Interface states of AlSb/InAs heterointerface with AlAs-like interface
S. Gozu¹, K. Akahane¹, N. Yamamoto¹, A. Ueta¹, T. Ando² and N. Ohtani², ¹National Inst. of Information and Communications Technology, ²Hamamatsu Photonics K. K. and ³Doshisha Univ., Japan

P8-9

X-ray Resonant/Off-Resonant Scattering of Fractional Monolayer AlAs/GaAs Superlattices
H. Miyagawa¹, K. Takao¹, K. Fujii¹, M. Mizumaki², O. Sakata², S. Kimura², A. Kitano², R. Ueji¹, N. Sumida¹ and S. Koshiba¹, *Kagawa Univ. and ²JASRI, Japan*

P9**Physics and Applications of Novel Functional Materials and Devices**

(10 Papers)

P9-1

A novel method to convert metallic-type CNTs to semiconducting-type CNT-FETs
B. H. Chen^{1,2}, J. H. Wei³, P. Y. Lo¹, M. J. Tsai¹, T. S. Chao², H. C. Lin² and T. Y. Huang², ¹ERSO, ²National Chiao Tung Univ. and ³Ching Yun Univ., Taiwan

P9-2

Synthesis of Inorganic-Compounded Nanowires using Carbon Nanotube Templates
H. Konishi¹, M. Kishida¹, Y. Murata¹, T. Yasuda¹, D. Maeda¹, K. Tomita¹, K. Motoyoshi¹, S. Honda¹, J. G. Lee¹, H. Mori¹, S. Yoshimoto², R. Hobara², I. Matsuda², S. Hasegawa², K. Oura¹ and M. Katayama¹, ¹Osaka Univ., and ²Univ. of Tokyo, Japan

P9-3

Metal-coated Carbon Nanotube Tips for Nanoscale Electrical Measurements
Y. Murata¹, M. Kishida¹, H. Konishi¹, D. Maeda¹, T. Yasuda¹, K. Motoyoshi¹, K. Tomita¹, S. Honda¹, H. Okado¹, S. Yoshimoto², R. Hobara², I. Matsuda², S. Hasegawa², K. Oura¹ and M. Katayama¹, ¹Osaka Univ., and ²Univ. of Tokyo, Japan

P9-4

Fabrication of nanoscaled-schottky diodes based on metal silicide/silicon nanowire with scanning probe lithography and Wet etching and its electrical characterization
J. T. Sheu¹, S. P. Yeh², S. T. Tsai³ and C. H. Lien²,
¹National Chiao Tung Univ.,
²National Tsing-Hua Univ. and
³National Chi-Nan Univ.

P9-5

Quantum Simulation of Nanoscale Metal/Insulator Tunnel Transistors
M. Shin, *Information and Communications Univ., Korea*

P9-6

Selective deposition of gold particles on DPN patterns on silicon dioxide surface
J. T. Sheu^{1,2}, C. H. Wu^{1,2} and T. S. Chao¹,
¹National Chiao Tung Univ. and ²National Synchrotron Radiation Research Center, Taiwan

P9-7

Feasibility of Observing a Spin Drag Effect in the Electronic Transport
Y. Takahashi¹, Y. Sato², F. Hirose³ and H. Kawaguchi^{1,2},
¹Yamagata Univ. and ²CREST-JST, Japan

P9-8

Dynamic Analyses of Thermally Induced Ultrasonic Emission from Nanocrystalline Silicon
Y. Watabe¹, Y. Honda¹ and N. Koshida²,
¹Matsushita Electric and ²Tokyo Univ. of Agriculture and Technology, Japan

P9-9

Exciton dephasing in (AlAs)_m(GaAs)_n various period superlattices
S. Takizawa, H. Hari, Y. Miyaoka, K. Fujii, H. Yamada, H. Miyagawa, N. Tsurumachi, S. Koshiba, S. Nakanishi and H. Itoh,
Kagawa Univ., Japan

P9-10

Ultraviolet Lasing of Sol-Gel Derived Zinc Oxide Polycrystalline Films
S. Y. Kuo¹, F. I. Lai², W. C. Chen³, C. P. Cheng³, H. C. Kuo² and S. C. Wang²,
¹Instrument Technology Research Center, ²National Chiao Tung Univ. and ³National Taiwan Normal Univ., Taiwan

P10

Organic Materials Science, Device Physics, and Applications
(11 Papers)

P10-1

Fabrication of Electrically conductive Chemically adsorbed monomolecular layer with polypyrrolyl groups
S. Yamamoto¹ and K. Ogawa²,
¹Kobe City College of Technology and ²Kagawa Univ., Japan

P10-2

Electronic and Transport Properties of Ferrocene Molecule: Theoretical Study
T. Uehara, H. Baba, R. V. Belosludov, A. A. Farajian, H. Mizuseki and Y. Kawazoe, *Tohoku Univ., Japan*

P10-3

Structure and Properties Due to NO₂ Gas in Copper Phthalocyanine Films Prepared by Oblique Vacuum Evaporation Method
T. Wakasa, K. Shinbo, Y. Ohdaira, K. Kato and F. Kaneko, *Niigata Univ., Japan*

P10-4

Organic Multi-Function Diodes Operable for Emission and Photo detection Modes
H. Shimada¹, J. Yanagi¹, Y. Matsushita¹, S. Naka^{1,2}, H. Okada^{1,2} and H. Onnagawa^{1,2},
¹Toyama Univ. and ²Innovation Plaza Tokai JST, Japan

P10-5

The Influence of the Conductive Layer on the Organic Electroluminescent Device
H. H. Yu¹, S. J. Hwang² and M. C. Tsen¹,
¹National Formosa Univ. and ²National United Univ., Taiwan

P10-6

Characteristics of polymer light emitting diodes with the LiF anode interfacial layer
S. Sohn, J. Yang, H. Chae, J. Boo and D. Jung,
Sungkyunkwan Univ., Korea

P10-7

Air-stable Ambipolar Organic Thin Film Transistors Based on Copper Phthalocyanine Composites
R. Ye¹, M. Baba¹, T. Suzuki² and K. Mori³,
¹Iwate Univ. and ²Iwate Industrial Research Inst., Japan

P10-8

Improvement of on/off ratio of pentacene static induction transistor with ultra-thin CuPc layer
Y. Watanabe¹, H. Iechi^{1,2} and K. Kudo^{1,3},
¹Optoelectronic Industry and Technology Development Association, ²Ricoh Co. Ltd and ³Chiba Univ., Japan

P10-9

Organic thin-film transistors with N₂ treatment
B. T. Wu¹, Y. K. Su¹, Y. S. Chen¹, M. L. Tu¹, Y. T. Chiou² and C. H. Chu²,
¹National Cheng Kung Univ. and ²Inst. of Industrial Technology Research, Taiwan

P10-10

Analysis of Interface trap between pentacene active layer and gate insulator of OTFTs.
C. K. Han, T. H. Kim and C. K. Song, *Dong-A Univ., Korea*

P10-11

SPICE model of Pentacene Thin Film Transistor
H. Jung, Y. X. Xu and C. K. Song, *Dong-A Univ., Korea*

P11

Micro / Nano Electromechanical and Bio-Systems
(9 Papers)

P11-1

Vibration Characteristics of PZT Actuator by Fluid Flow in Intravascular Oxygenator
G. B. Kim¹, T. K. Kwon¹, S. J. Kim², C. U. Hong¹ and N. G. Kim¹,
¹Univ. of Chonbuk and ²College of Iksan, Korea

P11-2

Ion Polarity Dependent Voltage Shifts of SiGe Membrane for pH Sensor
C. S. Lai, C. M. Yang, C. Y. Wang and T. C. Wang,
Chang Gung Univ., Taiwan

P11-3

Development of DNA chip nanoarray by Fluidic Self-assembly method for Detection of DNA Hybridization
D. K. Kim¹, Y. S. Kwon², Y. Takamura¹ and E. Tamiya¹,
¹JAIST and ²Dong-A Univ., Japan

P11-4

Development of Nano-Gap Device for Biosensor
S. Morita, T. Hirokane, T. Takegawa, S. Urabe, K. Arima, J. Uchikoshi and M. Morita, *Osaka Univ., Japan*

P11-5

Vacuum Pressure Sensors Using Carbon Nanotubes as Electron Emitters
S. J. Kim¹, N. K. Choi¹, J. O. Jeon¹, S. H. Lee¹ and C. J. Lee²,
¹Kyungnam Univ. and ²Hanyang Univ., Korea

P11-6

Improvement of Breakdown Field of Carbon Nanotubes by a Ti-Capping Layer on Catalyst Nanoparticles
R. L. Lai¹, Y. R. Chang¹, C. P. Juan¹, T. Y. Chuang¹, K. C. Lin¹, J. K. Shiu¹, H. C. Tai¹, K. H. Chen², L. C. Cheng³ and H. C. CHENG¹,
¹National Chiao Tung Univ., ²Inst. of Atomic and Molecular Sciences, Academia Sinica and ³National Taiwan Univ., Taiwan

P11-7

Fabrication InGaN Nanodisk Structure in GaN Reverse Hexagonal Pyramid
C. F. Lin, J. J. Dai, Z. J. Yang and J. H. Zheng, *National Chung Hsing Univ., Taiwan*

P11-8

Fabrication the Nanoporous InGaN-based Light-Emitting Diodes
C. F. Lin, J. H. Zheng, Z. J. Yang and J. J. Dai, *National Chung Hsing Univ., Taiwan*

P11-9

Fast and Accurate Simulation for Topography in Nanometer Semiconductor Process
J. G. Lee and T. Won, *Inha Univ., Korea*

Thursday, September 15

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
Area 1: Advanced Gate Stack / Si Processing Science	Area 3: CMOS Devices / Device Physics	Joint Area 1, 2 and 3	Area 5: Advanced Circuits and Systems		Area 10: Organic Materials Science, Device Physics, and Applications	Joint Area 8 and 9	Area 4: Advanced Memory Technology	Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics
A-7: Metal Gates I (9:15-10:25) Chairs: Y. Tsunashima (Toshiba) R. M. Wallace (Univ. of Texas at Dallas)	B-7: Carrier Transport II (9:15-10:15) Chairs: Y. Momiyama (Fujitsu) H. Oda (Renesas)	C-7: Germanide and Defects (9:15-10:15) Chairs: M. Kodera (Toshiba) M. Matsuura (Renesas)	D-7: Mixed-Signal Design (9:15-10:25) Chairs: H. Yamauchi (Sanyo Electric) T. Komuro (Agilent Technologies International Japan)		F-7: Organic Light Emitting Devices I (9:15-10:30) Chairs: T. Kamata (AIST) T. Sano (Sanyo Electric)	G-7: Joint Session Nanotubes and Nanowires I (9:15-10:45) Chairs: K. Matsumoto (Osaka Univ.) M. Nihei (Fujitsu Labs.)	H-7: FeRAM I (9:15-10:25) Chairs: H. S. Jeong (Samsung Electronics) T. Eshita (Fujitsu)	I-7: Modeling and Simulation (9:15-10:30) Chairs: K. Maezawa (Nagoya Univ.) S. Tanaka (NEC)
9:15 A-7-1 (Invited) Metal Gate Electrodes Formed by Atomic Layer Deposition G. Parsons, <i>North Carolina State Univ., USA</i>	9:15 B-7-1 Advanced split-CV technique for accurate extraction of inversion layer mobility in short channel MOSFETs H. Irie and A. Toriumi, <i>Univ. of Tokyo, Japan</i>	9:15 C-7-1 Material and Electrical Characterization of Nickel Germanide for p-channel Germanium Schottky Source/Drain Transistors R. T. P. Lee ^{1,2} , S. L. Liew ¹ , B. Balakrishnan ¹ , K. Y. Lee ¹ , Y. C. Yeo ² and D. Z. Chi ¹ , ¹ <i>Inst. of Materials Research and Engineering and</i> ² <i>National Univ. of Singapore, Singapore</i>	9:15 D-7-1 (Invited) Issues of Mixed-Signal Circuit Design in 90nm CMOS LSI Technology T. Iida ¹ , H. Ishii ² , T. Nakao ² and N. Hamanishi ² , ¹ <i>STARC and</i> ² <i>Semiconductor Company, Toshiba Corp., Japan</i>		9:15 F-7-1 (Invited) Tetrabenzoporphyrin Organic Semiconductors for Flexible Organic Thin Film Transistors and Circuits J. Kanicki ¹ , P. B. Shea ¹ and N. Ono ² , ¹ <i>Univ. of Michigan and</i> ² <i>Ehime Univ., USA</i>	9:15 G-7-1 (Invited) Revolution in Carbon Nanotube Synthesis - "Super Growth" D. N. Futaba, K. Hata, K. Mizuno, T. Yamada, T. Namai, Y. Hayamizu, M. Yumura and S. Iijima, <i>National Inst. of Advanced Industrial Science and Technology, Japan</i>	9:15 H-7-1 (Invited) Current Development Status and Future Challenge of FeRAM Technologies S. Y. Lee and K. Kim, <i>Samsung Electronics Co. Ltd., Korea</i>	9:15 I-7-1 (Invited) Simulation of AlGaIn/GaN Heterostructure Field Effect Transistors N. Braga ¹ , R. Mickevicius ¹ , W. Fichtner ¹ , R. Gaska ² , M. S. Shur ³ , G. Simin ⁴ and M. A. Khan ⁵ , ¹ <i>Synopsys, Inc.</i> , ² <i>Sensor Electronic Technology Inc.</i> , ³ <i>Rensselaer Polytechnic Inst. and</i> ⁴ <i>Univ. of South Carolina, USA</i>
9:45 A-7-2 Material Characterization of Metal-germanide Gate Electrodes Formed by FUGE (Fully Germanided) Process Y. Tsuchiya, M. Koyama, J. Koga and A. Nishiyama, <i>Toshiba Corp., Japan</i>	9:35 B-7-2 Improved oxidation-induced Ge condensation technique by using H ⁺ irradiation and post-annealing for highly stress-relaxed ultrathin SGOI M. Ikishima ¹ , I. Tsunoda ¹ , T. Sadoh ¹ , T. Enokida ² , M. Ninomiya ³ , M. Nakamae ³ and M. Miyao ¹ , ¹ <i>Kyushu Univ.</i> , ² <i>Fukuro Semicon and</i> ³ <i>SUMCO, Japan</i>	9:35 C-7-2 Highly Thermal Immune Ni GermanoSilicide with Nitrogen-Doped Ni and Co/TiN Double Capping Layer for Nano-Scale CMOS Applications S. Y. Oh ¹ , J. G. Yun ¹ , Y. J. Kim ¹ , W. J. Lee ¹ , H. H. Ji ¹ , T. Agchbayar ¹ , U. S. Kim ² , H. S. Cha ² , S. B. Heo ² , Y. J. Cho ³ , K. J. Han ³ , Y. C. Kim ³ , J. S. Wang ⁴ and H. D. Lee ¹ , ¹ <i>Chungnam National Univ.</i> , ² <i>MagnaChip Semiconductor Ltd. and</i> ³ <i>Korea Univ. of Technology and Education, Korea</i>	9:45 D-7-2 A 6-bit A/D Converter for MEMS-control circuit J. Terada, M. Urano, J. Kodate, S. Mutoh and K. Machida, <i>NTT, Japan</i>		9:45 F-7-2 Top-Emission Inverted Organic Light Emitting Diode Using Aluminum Nitride Buffer Layer C. C. Tseng, F. S. Juang and T. S. Liu, <i>National Formosa Univ., Taiwan</i>	9:45 G-7-2 Single Walled Carbon Nanotubes Grown by Chemical Vapour Deposition: Structures and Devices for Transport and Optics D. G. Austing, P. Finnie and J. Lefebvre, <i>National Research Council of Canada, Canada</i>	9:45 H-7-2 Highly Reliable 0.15µm/14F ² Cell FRAM Capacitor using SrRuO ₃ Buffer Layer J. E. Heo, B. J. Bae, D. C. Yoo, S. D. Nam, J. E. Lim, D. H. Im, S. O. Park, H. S. Kim, U. I. Chung and J. T. Moon, <i>Samsung Electronics Co. Ltd., Korea</i>	9:45 I-7-2 Characterization and Modeling of Microwave Noise in InP/InGaAs Composite Channel High Electron Mobility Transistors (HEMTs) Y. Liu, H. Wang and R. Zeng, <i>Nanyang Technological Univ., Singapore</i>

Room 301 (A)

10:05 A-7-3
Area Selective Flash Lamp Post-Deposition Annealing of High-k Film Using Si Photo Absorber for Metal Gate MISFETs with NiSi Source/Drain
T. Matsuki, I. Nishimura, Y. Akasaka, K. Hayashi, M. Noguchi, K. Yamashita, K. Torii, N. Kasai and Y. Nara, *SELETE, Japan*

Room 501 (B)

9:55 B-7-3
High Mobility Fully-Depleted Germanium-on-Insulator pMOSFET with 32-nm-Thick Ge Channel Layer Formed by Ge-Condensation Technique
S. Nakaharai¹, T. Tezuka¹, E. Toyoda², N. Hirashita¹, Y. Moriyama¹, T. Maeda³, T. Numata¹, N. Sugiyama¹ and S. Takagi^{3,4}, ¹MIRAI-ASET, ²Toshiba Ceramics, ³MIRAI-AIST and ⁴Univ. of Tokyo, Japan

Room 502 (C)

9:55 C-7-3
Theoretical Investigation of Neutral Point Defects in CoSi₂
T. Wang, Y. H. Son, H. S. Joo, Y. J. Kim, I. S. Han and H. D. Lee, *Chungnam National Univ., Korea*

Room 503 (D)

10:05 D-7-3
Low Power and High Sensitivity MRAM Sensing Scheme with Body Biased Pre-amplifier
T. Sugimura, J. Deguchi, H. Choi, T. Sakaguchi, H. Oh, T. Fukushima and M. Koyanagi, *Tohoku Univ., Japan*

Room 504 (E)**Room 505 (F)**

10:00 F-7-3
Improvements in the Characteristics of Blue Polymer Light-emitting Diodes by Polymer Hole Transport Layer
J. Li, T. Sano, Y. Hirayama, T. Tomita, H. Fujii and K. Wakisaka, *Sanyo Electric Company, Japan*

10:15 F-7-4
The Improvement of Luminance Efficiency by the Insertion of Buffer layers in Flexible Organic Light-Emitting Diodes
T. H. Yang¹, F. S. Juang¹, Y. S. Tsai¹ and M. Yokoyama², ¹National Formosa Univ., ²I-Shou Univ., Taiwan

Room 401 (G)

10:00 G-7-3
Air-Stable p-Type and n-Type Carbon Nanotube Field-Effect Transistors with Top-Gate Structure on SiN_x Passivation Films Formed by Catalytic Chemical Vapor Deposition
D. Kaminishi¹, H. Ozaki¹, Y. Ohno¹, K. Maehashi¹, K. Inoue¹, K. Matsumoto¹, Y. Serii², A. Masuda², H. Matsumura² and T. Niki³, ¹Osaka Univ., ²JAIIST and ³Ishikawa Seisakusho, Ltd., Japan

10:15 G-7-4
Topographic and Conductive AFM Measurements on Carbon Nanotube Field-Effect Transistors Fabricated by In-situ Chemical Vapor Deposition
L. Rispal, Y. Stefanov, R. Heller, G. Tzschöckel, G. Hess, K. Haberle and U. Schwalke, *Darmstadt Univ. of Technology, Germany*

10:30 G-7-5
Fermi Level Modulation of n-type Doped Single Walled Carbon Nanotube using Buried Local-Gate FET Structure by Oxygen Ion Implantation with Ultra-low Energy Ion Beam of 25eV
T. Kamimura^{1,2}, K. Yamamoto^{2,3}, and K. Matsumoto^{1,2,3}, ¹Osaka Univ., ²CREST-IJT and ³AIST, Japan

Room 402 (H)

10:05 H-7-3
Bit Distribution and Reliability of High Density 1.5V FRAM Embedded with 130nm, 5LM Copper CMOS Logic
K. R. Udayakumar, K. Boku, K. A. Remack, J. Rodriguez, S. R. Summerfelt, F. G. Celii, S. Aggarwal, J. S. Martin, L. Hall, L. Matz, B. Rathsack, H. McAdams and T. S. Moise, *Texas Instruments, USA*

Room 403 (I)

10:00 I-7-3
Low-Field Electron Mobility Models for Bulk GaN and AlGaIn/GaN 2DEGs
F. Schwierz, *Techn. Univ., Germany*

10:15 I-7-4
Theoretical Analysis of Breakdown Characteristics for Recessed Gate GaAs MESFETs
T. Shugo, D. Macarambon Jr. and M. Kuzuhara, *Univ. of Fukui, Japan*

Break

Break

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
Area 1: Advanced Gate Stack / Si Processing Science	Area 3: CMOS Devices / Device Physics	Joint Area 1, 2 and 3	Area 5: Advanced Circuits and Systems		Area 10: Organic Materials Science, Device Physics, and Applications	Joint Area 8 and 9	Area 4: Advanced Memory Technology	Area 6: Compound Semiconductor Devices and Device Physics
A-8: Metal Gates II (10:45-12:05) Chairs: T. Aoyama (Fujitsu Labs.) G. Parsons (North Carolina State Univ.)	B-8: Device Reliability (10:45-12:15) Chairs: D. Hisamoto (Hitachi) K. Kurimoto (Matsushita Electric)	C-8: Advanced Source/Drain Technology (10:45-12:15) Chairs: K. Ohuchi (Toshiba) Y. Nara (Selete)	D-8: High-Frequency Circuits (10:45-12:05) Chairs: R. Fujimoto (Toshiba) M. Mizuno (NEC)		F-8: Organic Light Emitting Devices II (10:45-12:15) Chairs: H. Usui (Tokyo Univ. of Agri. & Tech.) T. Sano (Sanyo Electric)	G-8: Joint Session Nanotubes and Nanowires II (10:00-12:30) Chairs: K. Ishibashi (RIKEN) Z. K. Tang (Hong Kong Univ. of Science)	H-8: FeRAM II (10:45-12:05) Chairs: T. Eshita (Fujitsu) N. Ishiwata (NEC)	I-8: Modeling and Simulation (10:45-11:30) Chairs: K. Maezawa (Nagoya Univ.) S. Tanaka (NEC)
10:45 A-8-1 Mo _x Si _y N _z Metal Gate Electrode with Tunable Work Function for Advanced CMOS P. Zhao ¹ , J. Kim ² , M. J. Kim ¹ , B. E. Gnade ¹ and R. M. Wallace ³ , ¹ Univ. of Texas at Dallas and ² Kookmin Univ., USA	10:45 B-8-1 (Invited) Explanation of Negative Bias Temperature Instability Mechanism in p-MOSFETs by Reaction-Diffusion Model S. Mahapatra, S. Sharma P. B. Kumar, D. Varghese, D. Saha, <i>IIT Bombay, India</i>	10:45 C-8-1 (Invited) Current Status and Forecast in High-Performance CMOS Device Technology T. Sugii, <i>Fujitsu Ltd., Japan</i>	10:45 D-8-1 A Spurious Suppression Technique for Fractional-N Frequency Synthesizers R. Tachibana, Y. Shimizu, S. Ishizuka and H. Masuoka, <i>Toshiba Corp., Japan</i>		10:45 F-8-1 Experimental Study of Chemical Reaction between LiF and Polyfluorene Interface During Sputtering ITO Cathode for Top Emission PLED Devices C. W. Teng, C. C. Lee and K. C. Liu, <i>Chang Gung Univ., Taiwan</i>		10:45 H-8-1 Fabrication and Characterization of Ferroelectric Gate Field Effect Transistor Memory Based on Ferroelectric-Insulator Interface Conduction B. Y. Lee, S. Ikemori, M. Noda and M. Okuyama, <i>Osaka Univ., Japan</i>	10:45 I-8-1 Analysis of Trap-Parameter Dependence of Lag Phenomena and Current Collapse in GaN FETs H. Takayanagi, H. Nakano, K. Itagaki and K. Horio, <i>Shibaura Inst. of Tech., Japan</i>
11:05 A-8-2 Ta-based metal gates (Ta, TaB _x , TaN _x and TaC _x) -Modulated Work Function and Improved Thermal Stability- R. Ichihara, Y. Tsuchiya, Y. Kamimuta, M. Koyama and A. Nishiyama, <i>Toshiba Corp., Japan</i>	11:15 B-8-2 Influence of bulk bias on NBTI of pMOSFETs with ultra-thin SiON gate dielectric S. Zhu ¹ , A. Nakajima ¹ , T. Ohashi ² and H. Miyake ² , ¹ Hiroshima Univ. and ² Elpida Memory, Inc., Japan	11:15 C-8-2 Buried Epitaxial, Si _{1-y} C _y (y = 0.07%) for the Suppression of Leakage in SPER (550°C 10 mins) Activated Junctions and Current Drive Enhancement in nMOSFET C. F. Tan ¹ , E. F. Chor ¹ , H. Lee ² , J. Liu ² , E. Quek ² and L. Chan ³ , ¹ National Univ. of Singapore and ² Chartered Semiconductor Manufacturing, Singapore	11:05 D-8-2 Design of Differential Transformer Balun and Its Application to CMOS LNA Y. J. Lee ¹ , J. J. Kim ² and H. K. Yu ¹ , ¹ ETRI and ² MagnaChip Semiconductor Ltd., Korea		11:00 F-8-2 Effects of thickness of organic and multi-layer anode on luminance efficiency in top-emission organic light-emitting diodes S. J. Lin ¹ , H. Y. Ueng ¹ and F. S. Juang ² , ¹ Univ. of Sun Yat-Sen and ² Univ. of Formosa, Taiwan	11:00 G-8-1 (Invited) to be announced Z. K. Tang, <i>Hong Kong Univ. of Science & Technology, China</i>	11:05 H-8-2 Study of the Metal-Ferroelectric-Insulator-Si Structure Device Formation by Controlling Properties of High Frequency and Microwave Excited Plasma I. Takahashi, H. Sakurai, T. Isogai, A. Teramoto, S. Sugawa and T. Ohmi, <i>Tohoku Univ., Japan</i>	11:00 I-8-2 Extraction of an Empirical Temperature-Dependence InGaP/GaAs HBT Large-Signal Model D. M. Lin, F. H. Hang, M. W. Hsieh, H. P. Wang and Y. J. Chan, <i>National Central Univ., Taiwan</i>
11:25 A-8-3 Gate Depletion Effect Reduction and Flat-band Voltage Control in Poly-Si/HfAlO _x MOSFETs with Nanometer TaN Dots at the Top Interface H. Fujiwara ¹ , M. Kadoshima ¹ , H. Ota ² , H. Takaba ¹ , N. Mise ¹ , H. Satake ¹ , T. Nabatame ¹ and A. Toriumi ^{2,3} , ¹ MIRAI-ASET, ² MIRAI-ASRC-AIST and ³ Univ. of Tokyo, Japan	11:35 B-8-3 Devices Characteristics and Aggravated Negative Bias Temperature Instability in PMOSFETs with Uniaxial Compressive Strain C. Y. Lu, H. C. Lin, Y. F. Chang and T. Y. Huang, <i>National Chiao Tung Univ., Taiwan</i>	11:35 C-8-3 Gate Overlapped Raised Extension Structure (GORES) MOSFET by Using In-situ Doped Selective Si Epitaxy Y. Tateshita ¹ , T. Imoto ¹ , Y. Kikuchi ¹ , J. Wang ¹ , T. Kataoka ¹ , Y. Miyanami ¹ , H. Ikeda ¹ , S. Fujita ¹ , T. Landin ² , C. Arena ³ , H. Iwamoto ¹ , T. Ohno ¹ , T. Kobayashi ¹ , M. Saito ¹ , S. Kadomura ¹ and N. Nagashima ¹ , ¹ Sony Corp. and ² ASM America Inc., Japan	11:25 D-8-3 Design of I-Q down-converter in CMOS for wireless network application T. H. Teo, Y. Z. Xiong, <i>Inst. of Microelectronics, Singapore</i>		11:15 F-8-3 Transparent barrier coatings for flexible organic light-emitting diode applications D. S. Wu ¹ , T. N. Chen ¹ , C. C. Chiang ¹ , C. C. Wu ¹ , H. B. Lin ¹ , Y. P. Chen ¹ , W. C. Chen ¹ and F. S. Juang ² , ¹ National Chung Hsing Univ. and ² National Formosa Univ., Taiwan		11:15 I-8-3 Noise Analysis of Nitride-based MOS-HFETs with Photochemical Vapor Deposition SiO ₂ : Gate Oxide in the Linear and Saturation Region C. K. Wang ¹ , S. J. Chang ¹ , Y. K. Su ¹ , Y. Z. Chiou ¹ , T. K. Lin ¹ , T. K. Ko ¹ , H. L. Liu ¹ and J. J. Tang ² , ¹ National Cheng Kung Univ. and ² Southern Taiwan Univ. of Technology, Taiwan	

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
11:45 A-8-4 Low temperature divided CVD technique for TiN metal gate electrodes of p-MISFETs S. Sakashita ¹ , K. Mori ¹ , K. Tanaka ² , M. Mizutani ¹ , M. Inoue ¹ , S. Yamanari ¹ , J. Yugami ¹ , H. Miyatake ¹ and M. Yoneda ¹ , ¹ Renesas Technology Corp. and ² Renesas Semiconductor Engineering, Japan	11:55 B-8-4 A Comprehensive Study of Hot-Carrier Effects in Body-Tied FinFETs J. W. Han ¹ , C. H. Lee ² , D. Park ² and Y. K. Choi ¹ , ¹ KAIST and ² Samsung Electronics Co. Ltd., Korea	11:55 C-8-4 A Double-Gate device architecture optimization for sub-45nm digital CMOS technologies using cell-based timing analysis R. Surdeanu, G. Doornbos, R. Ng, P. Christie, V. H. Nguyen, B. J. Pawlak, J. J. G. P. Leo, M. J. H. vanDal and Y. L. Ponomarev, ¹ Philips Research Leuven, Belgium	11:45 D-8-4 Zero-Crosstalk Bus Line Structure for Global Interconnects in Si ULSI M. Kimura, H. Ito, H. Sugita, K. Okada and K. Masu, ¹ Tokyo Tech, Japan		11:30 F-8-4 Microscopic EL spectral imaging in polymer-blend light emitting diodes N. Takada and T. Kamata, ¹ AIST, Japan	11:30 G-8-2 Electronic and Structural Properties of Organic Molecules inside Carbon Nanotube R. V. Belosludov, H. Mizuseki, T. Takenobu, Y. Iwasa and Y. Kawazoe, ¹ Tohoku Univ., Japan	11:25 H-8-3 Bismuth Ferrite Thin Films for Advanced FeRAM Devices S. K. Singh and H. Ishiwara, ¹ Tokyo Tech, Japan	
					11:45 F-8-5 White Light-Emitting Device on Flexible Plastic Substrates H. Lee and J. Kanicki, ¹ Univ. of Michigan, USA	11:45 G-8-3 Direct Ultrasensitive DNA Sensors Based on Carbon Nanotube Field-Effect Transistors K. Maehashi ¹ , K. Matsumoto ¹ , K. Kerman ² , Y. Takamura ² and E. Tamiya ² , ¹ Osaka Univ. and ² JAIST, Japan	11:45 H-8-4 Multi-bit Programming for 1T-FeRAM by Local Polarization Method Y. Tabuchi ¹ , S. Hasegawa ¹ , T. Tamura ² , H. Hoko ² , K. Kato ³ , Y. Arimoto ² and H. Ishiwara ¹ , ¹ Tokyo Tech, ² Fujitsu Labs. Ltd. and ³ AIST, Japan	
				12:00 F-8-6 Study on characteristics of electroluminescence based on Zn complexes O. K. Kwon ¹ , Y. K. Jang ¹ , B. J. Lee ² and Y. S. Kwon ¹ , ¹ Dong-A Univ. and ² Inje Univ., Korea	12:00 G-8-4 Development of an Ultrasensitive Gas Sensor Based on Single-Walled Carbon Nanotubes W. Wongwiriyan ¹ , S. Honda ¹ , H. Konishi ¹ , T. Mizuta ¹ , T. Ohmori ¹ , T. Ito ² , T. Maekawa ² , K. Suzuki ² , H. Ishikawa ² , T. Murakami ³ , K. Kisoda ⁴ , H. Harima ³ , K. Oura ³ and M. Katayama ¹ , ¹ Osaka Univ., ² New Cosmos Electric Co., Ltd., ³ Kyoto Inst. of Technology and ⁴ Wakayama Univ., Japan	12:15 G-8-5 Precise Control of Island Size for Carbon Nanotube Single Electron Transistor operating at Room Temperature by AFM Electrical Manipulation C. K. Hyon ^{1,2} , T. Kamimura ^{1,4} , M. Maeda ^{1,3} and K. Matsumoto ^{1,2,4} , ¹ CREST-JST, ² AIST, ³ Univ. of Tsukuba and ⁴ Osaka Univ., Japan		

12:30–13:30 SSDM 2005 Luncheon (PORTOPIA HOTEL Room KAIRAKU, B1F)

12:30–13:30 SSDM 2005 Luncheon (PORTOPIA HOTEL Room KAIRAKU, B1F)

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
Area 1: Advanced Gate Stack / Si Processing Science	Area 3: CMOS Devices / Device Physics	Joint Area 1, 2 and 3	Area 5: Advanced Circuits and Systems		Area 10: Organic Materials Science, Device Physics, and Applications	Joint Area 8 and 9	Area 4: Advanced Memory Technology	
A-9: GeFETs & Simulation (13:30-14:50) Chairs: K. Shiraishi (Univ. of Tsukuba) J. Yugami (Renesas)	B-9: Device Technology I (13:30-14:50) Chairs: K. Takeuchi (NEC) K. Shibahara (Hiroshima Univ.)	C-9: Shallow Junction (13:30-14:50) Chairs: H. Hwang (Gwangju Inst. of Sci. & Tech.) B. Mizuno (UJT Lab.)	D-9: Device Characteristics and Circuits (13:30-14:50) Chairs: T. Hamasaki (Texas Instruments Japan) K. Masu (Tokyo Tech)		F-9: Organic Transistors I (13:30-15:00) Chairs: K. Kudo (Chiba Univ.) H. Usui (Tokyo Univ. of Agri. & Tech.)	G-9: Joint Session Nanotubes and Nanowires III (13:30-15:00) Chairs: T. Fukui (Hokkaido Univ.) K. Yamaguchi (Univ. of Electro-Communications)	H-9: MRAM (13:30-15:00) Chairs: N. Ishiwata (NEC) Y. Ohji (Renesas)	
13:30 A-9-1 Influences of Activation Annealing on Characteristics of Ge p-MOSFET with ZrO ₂ Gate Dielectric Y. Kamata, Y. Kamimuta, T. Ino, R. Iijima, M. Koyama and A. Nishiyama, <i>Toshiba Corp., Japan</i>	13:30 B-9-1 Efficient Reduction of Standby Leakage Current in LSIs for Use in Mobile Devices H. Kudo ¹ , K. Ishikawa ¹ , Y. Mishima ¹ , S. Satou ¹ , F. Kihara ² , M. Okamoto ² , T. Ito ³ , Y. Suzuki ² , T. Nomura ² , M. Kawano ² , K. Nishikawa ² and Y. Ozaki ² , ¹ <i>Fujitsu Labs. Ltd. and</i> ² <i>Fujitsu Ltd., Japan</i>	13:30 C-9-1 Dopant Redistribution at Nickel Silicide/Silicon Interface T. Yamauchi ¹ , A. Kinoshita ¹ , K. Ohuchi ² and K. Kato ³ , ¹ <i>Toshiba Corp. and</i> ² <i>Semiconductor Company, Toshiba Corp., Japan</i>	13:30 D-9-1 Development of an Integrated RF Impedance Matching Device with LPF Function using a CoFeB Magnetic/Polyimide Dielectric Hybrid Thin-Film Coplanar-Line H. Nakayama ^{1,2} , T. Yamamoto ³ , Y. Mizoguchi ² , T. Sato ² , K. Yamasawa ² , Y. Miura ² , Y. Miyake ³ , M. Akie ³ , Y. Uehara ³ , M. Munakata ⁴ and M. Yagi ⁴ , ¹ <i>Nagano National College of Technology,</i> ² <i>Shinshu Univ.,</i> ³ <i>Fujitsu Ltd. and</i> ⁴ <i>Sojo Univ., Japan</i>		13:30 F-9-1 (Invited) Organic Thin-film Transistors Based on n-type Organic Semiconductors S. Tokito, <i>NHK, Japan</i>	13:30 G-9-1 Multi-quantum structures of GaAs/AlGaAs Free-standing Nanowires K. Tateno ¹ , H. Gotoh ¹ and Y. Watanabe ² , ¹ <i>NTT Basic Research Labs. and</i> ² <i>NTT Advanced Technology, Japan</i>	13:30 H-9-1 (Invited) Overview and Future Challenge of MRAM Technologies S. Tehrani, J. M. Slaughter, B. Engel, M. Durlam, N. Rizzo, R. Dave, J. Sun and J. Janesky, <i>Freescall Semiconductor, USA</i>	
13:50 A-9-2 Thermally Robust Y ₂ O ₃ /Ge MOS Capacitors H. Nomura, K. Kita, K. Kyuno and A. Toriumi, <i>Univ. of Tokyo, Japan</i>	13:50 B-9-2 Reliability and Memory Characteristics of Sequential Laterally Solidified LTPS Poly-Si TFT with a ONO Stack Gate Dielectric S. I. Hsieh ¹ , Y. C. King ¹ , H. T. Chen ² , Y. C. Chen ² , C. L. Chen ² and J. X. Lin ² , ¹ <i>National Tsing-Hua Univ. and</i> ² <i>Industrial Technology Research Inst., Taiwan</i>	13:50 C-9-2 Integration of ultra shallow junctions in PVD TaN nMOS transistors with Flash Lamp Annealing S. Severi ^{1,2} , K. De Meyer ^{1,2} , B. J. Pawlak ³ , R. Duffy ³ , C. Kerner ⁴ , S. McCoy ⁴ , J. Gelpey ⁴ , T. Salinger ⁴ , L. A. Ragnasson ¹ , P. P. Absil ¹ , M. Jurczak ¹ and S. Biesemans ¹ , ¹ <i>IMEC,</i> ² <i>Katholieke Univ. Leuven,</i> ³ <i>Philips and</i> ⁴ <i>Vortek Industries, Belgium</i>	13:50 D-9-2 A Logarithmic Response CMOS Image Sensor with Parasitic PNP BJT C. H. Lai, L. W. Lai and Y. C. King, <i>National Tsing-Hua Univ., Taiwan</i>		14:00 F-9-2 Pentacene thickness dependence of FET properties in bottom contact structure; Estimation of the effective channel thickness E. Lim, T. Manaka, R. Tamura and M. Iwamoto, <i>Tokyo Tech, Japan</i>	13:45 G-9-2 Analysis of Structure and Orientation of Vertical Germanium Single Crystal Nanowires on Silicon Substrates H. Jagannathan ¹ , H. Kim ² , M. Deal ³ , P. C. McIntyre ³ and Y. Nishi ¹ , ¹ <i>Stanford Univ. and</i> ² <i>Sungkyunkwan Univ., USA</i>		
14:10 A-9-3 First-principles studies on metal induced gap states (MIGS) at metal/high- <i>k</i> HfO ₂ interfaces T. Nakaoka ¹ , K. Shiraishi ^{1,2} , Y. Akasaka ³ , T. Chikyow ² , K. Yamada ^{4,2} and Y. Nara ¹ , ¹ <i>Univ. of Tsukuba,</i> ² <i>NIMS,</i> ³ <i>SELETE and</i> ⁴ <i>Waseda Univ., Japan</i>	14:10 B-9-3 Direct measurement of the offset spacer effect on the carrier profiles in sub-50 nm p-MOSFETs H. Fukutome ¹ , T. Saiki ² , R. Nakamura ² , A. Usujima ² and T. Aoyama ¹ , ¹ <i>Fujitsu Labs. Ltd. and</i> ² <i>Fujitsu Ltd., Japan</i>	14:10 C-9-3 Ultra Shallow Junction Formation Using Plasma Doping and Laser Annealing for Sub-65 nm Technology Nodes T. Uemura, Y. Tosaka and S. Satoh, <i>Fujitsu Labs. Ltd., Japan</i>	14:10 D-9-3 Neutron-induced Soft-Error Simulation Technology for Logic Circuits T. Uemura, Y. Tosaka and S. Satoh, <i>Fujitsu Labs. Ltd., Japan</i>		14:15 F-9-3 Field-assisted Electron Injection Current in Submicron Pentacene Transistors J. Jo ^{1,2} , J. J. Heremans ² , F. Bradbury ² , H. Chen ² and V. Soghomonian ² , ¹ <i>Ajou Univ. and</i> ² <i>Ohio Univ., Korea</i>	14:00 G-9-3 Photocurrent of Single Silicon Nanowire synthesized by Thermal Chemical Vapor Deposition K. H. Kim ¹ , K. Keem ¹ , J. Kang ¹ , C. Yoon ¹ , D. Y. Jeong ¹ , B. Min ¹ , K. Cho ¹ , S. Kim ¹ and M. Suh ² , ¹ <i>Korea Univ. and</i> ² <i>Samsung Electronics Co. Ltd., Korea</i>	14:00 H-9-2 A Novel MTJ Shape with Large Write Operation Margin for High Density MRAM Y. Sato, S. Yagaki, C. Yoshida, K. Kobayashi, M. Aoki and H. Tanaka, <i>Fujitsu Labs. Ltd., Japan</i>	

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
14:30 A-9-4 Theoretical analysis of the Fermi level pinning in HfO ₂ /Si system induced by the interface defect states M. Ikeda ¹ , G. Kresse ² , T. Nabatame ¹ and A. Toriumi ^{3,4} , <i>MIRAI-ASET</i> , ¹ Univ. of Vienna, ² MIRAI-AIST and ⁴ Univ. of Tokyo, Japan	14:30 B-9-4 Degradation of Current Drivability of Schottky Source/Drain Transistors with High-k Gate Dielectrics and Possible Measures to Suppress the Phenomenon M. Ono, A. Nishiyama and M. Koyama, <i>Toshiba Corp., Japan</i>	14:30 C-9-4 Function of Phase Switch Layer for Ultra Shallow Junction Formation by Green Laser Annealing A. Matsuno ^{1,2} and K. Shibahara ¹ , <i>Hiroshima Univ. and ²Phoeton Corp., Japan</i>	14:30 D-9-4 Mismatches under the Impact of Hot Carrier Stress in 0.15 μm Technology J. C. Lin ^{1,3} , S. Y. Chen ² , H. W. Chen ² , H. C. Lin ² , Z. W. Jhou ² , S. Chou ¹ , J. Ko ¹ , T. F. Lei ¹ and H. S. Haung ² , <i>United Microelectronics Corp., ¹National Taipei Univ. of Technology and ³National Chiao Tung Univ., Taiwan</i>		14:30 F-9-4 Study on the Carrier Transport of Pentacene Thin Film Transistor at High Temperatures P. Y. Lo, Z. Pei, J. J. Hwang and Y. J. Chan, <i>INST., Taiwan</i>	14:15 G-9-4 Transport and Back-Gated Field Effect Characteristics of Si Nanowires formed by Stress-Limited Oxidation A. Agarwal ¹ , T. Y. Liow ^{1,2} , R. Kumar ¹ , C. H. Tung ¹ , N. Balasubramanian ¹ and D. L. Kwong ¹ , <i>Inst. of Microelectronics and ²National Univ. of Singapore, Singapore</i>	14:20 H-9-3 Self-aligned MTJ etching technique using side walls for high-density 8F ² MRAMs M. Yoshikawa ¹ , M. Amano ¹ , T. Ueda ¹ , E. Kitagawa ¹ , S. Takahashi ¹ , T. Kai ¹ , T. Kishi ¹ , N. Shimomura ¹ , H. Aikawa ¹ , T. Kajiyama ¹ , K. Hosotani ¹ , Y. Asao ¹ , K. Suemitsu ¹ , H. Hada ¹ , S. Tahara ² and H. Yada ¹ , <i>Toshiba Corp. and ²NEC Corp., Japan</i>	
					14:45 F-9-5 Device Characteristics of FETs Made From a p-doped Polythiophene Solution S. Hoshino, M. Yoshida, S. Uemura, T. Kodzasa and T. Kamata, <i>AIST, Japan</i>	14:30 G-9-5 The Influence of Oxygen Concentration in the Sputtering Gas on the Self-synthesis of Tungsten Oxide Nanowires on Sputter-deposited Tungsten Films S. J. Wang, C. H. Chen, R. M. Ko, Y. C. Kuo and Y. Y. Wang, <i>National Cheng Kung Univ., Taiwan</i>	14:40 H-9-4 New Magnetic Flash Memory with FePt Magnetic Floating Gate C. K. Yin ¹ , J. C. Beal ¹ , Y. G. Hong ¹ , M. Miyao ¹ , K. Natori ² and M. Koyanagi ¹ , <i>Tohoku Univ., ²JST, ³Kyushu Univ. and ⁴Univ. of Tsukuba, Japan</i>	
						14:45 G-9-6 Photoresponse of a single ZnO nanowire illuminated by modulated light K. Keem, K. H. Kim, J. Kang, C. Yoon, D. Y. Jeong, B. Min, K. Cho and S. Kim, <i>Korea Univ., Korea</i>		

Break

Area 3: CMOS Devices / Device Physics

B-10: Device Technology II (15:15-16:15)
 Chairs: H. Oda (Renesas)
 K. Takeuchi (NEC)

Area 1: Advanced Gate Stack / Si Processing Science

C-10: Metal Gates III (15:15-16:35)
 Chairs: R. M. Wallace (Univ. of Texas at Dallas)
 T. Aoyama (Fujitsu Labs.)

Area 5: Advanced Circuits and Systems

D-10: Power Devices and Packaging Technologies (15:15-16:25)
 Chairs: T. Komuro (Agilent Technologies International Japan)
 T. Hamasaki (Texas Instruments Japan)

Area 10: Organic Materials Science, Device Physics, and Applications

F-10: Organic Transistors II (15:15-16:15)
 Chairs: M. Iwamoto (Tokyo Tech)
 T. Kamata (AIST)

Area 4: Advanced Memory Technology

H-10: PRAM (15:15-16:15)
 Chairs: Y. Ohji (Renesas)
 I. Asano (Elpida)

Room 301 (A)	Room 501 (B)	Room 502 (C)	Room 503 (D)	Room 504 (E)	Room 505 (F)	Room 401 (G)	Room 402 (H)	Room 403 (I)
	<p>15:15 B-10-1 Impact of Body Bias Controlling in Partially Depleted SOI Devices with Hybrid Trench Isolation Technology T. Iwamatsu¹, M. Tsujuchi¹, Y. Hirano¹, T. Ikeda¹, F. Komatsu¹, T. Ipposhi¹, S. Maegawa¹ and Y. Ohji¹, <i>Renesas Technology Corp. and ¹Renesas Semiconductor Engineering, Japan</i></p>	<p>15:15 C-10-1 Analysis of the Origin of the Threshold Voltage Change Induced by Impurity in Fully Silicided NiSi/SiO₂ gate stacks K. Manabe, K. Takahashi, T. Hase, N. Ikarashi, M. Oshida, T. Tatsumi and H. Watanabe, <i>NEC Corp., Japan</i></p>	<p>15:15 D-10-1 (Invited) The High Voltage Anti-Trend C. Mangelsdorf, <i>Analog Devices Inc., Japan</i></p>		<p>15:15 F-10-1 Fabrication of the low operating voltage Poly(3-hexylthiophene) transistor using sputtering Al₂O₃/HfO₂/Al₂O₃ stacking insulator C. H. Lin¹, K. C. Li¹, K. C. Liu¹ and J. P. Hu², <i>¹Chang Gung Univ. and ²Industrial Technology Research Inst., Taiwan</i></p>		<p>15:15 H-10-1 Highly Reliable Ring Type Contact Scheme for High Density PRAM C. W. Jeong, S. J. Ahn, Y. N. Hwang, Y. J. Song, J. H. Oh, S. H. Lee, K. C. Ryoo, J. H. Park, J. M. Shin, J. H. Park, W. C. Jeong, K. H. Koh, G. T. Jeong, H. S. Jeong and K. N. Kim, <i>Samsung Electronics Co. Ltd., Korea</i></p>	
	<p>15:35 B-10-2 A High Gain (25%) Strained Silicon Scheme for 65nm High Performance nMOSFETs T. Y. Chang, J. W. Pan, Y. C. Liu, P. W. Liu B. C. Lan, C. H. Tsai, T. F. Chen, C. H. Tung, C. T. Huang, C. T. Tsai and W. T. Shiau, <i>United Microelectronics Corp., Taiwan</i></p>	<p>15:35 C-10-2 Realization of A Metal Split Gate By Gate Full Ni-Silicidation Process for MOSFET RF/Analog Applications J. Yuan and J. C. S. Woo, <i>Univ. of California Los Angeles, USA</i></p>	<p>15:45 D-10-2 A New Protection Circuit for improving Short-Circuit Withstanding Capability of Lateral Emitter Switched Thyristor (LEST) Y. H. Choi¹, I. H. Ji¹, B. C. Jeon¹, Y. I. Choi² and M. K. Han¹, <i>¹Seoul National Univ. and ²Ajou Univ., Korea</i></p>		<p>15:30 F-10-2 Performance Recovery of n-channel Perfluoropentacene Thin Film Transistors by High Vacuum Annealing T. Yokoyama, T. Nishimura, K. Kita, K. Kyuno and A. Toriumi, <i>Univ. of Tokyo, Japan</i></p>		<p>15:35 H-10-2 Lower Power and Higher Speed Operations of Phase-Change Memory Device Using Antimony Selenide (Sb₂Se₃) S. M. Yoon¹, N. Y. Lee¹, S. O. Ryu¹, K. J. Choi¹, Y. S. Park¹, S. Y. Lee¹, B. G. Yu¹, M. J. Kang², S. Y. Choi² and M. Wuttig³, <i>¹ETRI, ²Yonsei Univ. and ³Physikalisches Inst. der RWTH Aachen, Korea</i></p>	
	<p>15:55 B-10-3 Advanced I/O Technology using Laterally Modulated Channel MOSFET for 65-nm Node SoC E. Yoshida¹, Y. Momiyama², N. Hasegawa¹, M. Kojima², S. Satoh¹, and T. Sugii¹, <i>¹Fujitsu Labs. Ltd. and ²Fujitsu Ltd., Japan</i></p>	<p>15:55 C-10-3 Stress voltage polarity dependent threshold voltage shift behavior of ultrathin Hafnium oxide gated pMOSFET with TiN electrode H. Park^{1,2}, R. Choi², B. H. Lee¹, C. D. Young², M. Chang¹, J. C. Lee² and H. Hwang¹, <i>¹Gwangju Inst. of Science and Technology, ²International Sematech, ³IBM and ⁴AMRC, UT Asutin, Korea</i></p>	<p>16:05 D-10-3 Wafer-level Fabrication of Compliant Bump N. Watanabe and T. Asano, <i>Kyushu Inst. Of Technology, Japan</i></p>		<p>15:45 F-10-3 A pixel circuit for AMOLED consisting of OTFTs and OLED K. B. Choe, H. Jung, G. S. Ryu and C. K. Song, <i>Dong-A Univ., Korea</i></p>		<p>15:55 H-10-3 Temperature Dependence of Phase Change Random Access Memory Cell X. S. Miao, L. P. Shi, R. Zhao, P. K. Tan, K. G. Lim, J. M. Li and T. C. Chong, <i>Data Storage Inst., Singapore</i></p>	
	<p>16:15 C-10-4 Highly Manufacturable Hf-silicate Technology with Optimized Composition for Gate-First Metal Gate CMOSFET S. C. Song¹, S. H. Bae¹, J. H. Sim¹, G. Bersuker¹, Z. Zhang², P. Kirsch¹, P. Majhi¹, N. Moumen¹, P. Zeitzoff¹ and B. H. Lee³, <i>¹Sematech, ²Texas Instruments, ³IBM and ⁴Intel, USA</i></p>				<p>16:00 F-10-4 Single Grain and Single Grain Boundary Resistance of Pentacene Thin Film Characterized by Nano-scale Electrode Array T. Edura¹, M. Nakata¹, H. Takahashi¹, H. Onozato¹, J. Mizuno¹, K. Tsutsui¹, M. Haemori², K. Itaka^{2,3}, H. Koinuma^{2,3} and Y. Wada^{1,3}, <i>¹Waseda Univ., ²Tokyo Tech and ³CREST-JST, Japan</i></p>			

ORGANIZING COMMITTEE

Chair: K. Taniguchi (Osaka Univ.)

Vice-Chair: H. Sakaki (Univ. of Tokyo)

Members:

Y. Aoyagi (Tokyo Tech) T. Nishimura (Renesas)
T. Asano (Kyusyu Inst. of Tech.) M. Ogura (Matsushita Electric)
H. Hasegawa (Hokkaido Univ.) T. Ohmi (Tohoku Univ.)
T. Hattori (Sony) F. Sato (NHK)
S. Hiraki (Toshiba) Y. Shiraki (Musashi Inst. of Tech.)
M. Hirose (AIST) J. Sone (NEC)
Y. Horiike (NIMS) T. Suga (Univ. of Tokyo)
S. Hosaka (Tokyo Electron) K. Tada (Kanazawa Inst. of Tech.)
A. Ibaraki (Sanyo Electric) A. Takahashi (Sharp)
T. Ikoma (Hitotsubashi Univ.) H. Takasu (ROHM)
H. Ishiwara (Tokyo Tech) H. Takayanagi (NTT)
T. Kamiya (National Inst. for Academic Degrees
and Univ. Evaluation) E. Takeda (Hitachi)
K. Tsubouchi (Tohoku Univ.)
T. Kanayama (AIST) H. Tsuchikawa (Fujitsu Labs.)
M. Kanazawa (ASET) J. Ueda (Semiconductor Industry Res. Inst. Japan)
A. Kita (Oki Electric) H. Watanabe (Selete)
M. Nakamura (Hitachi) Y. Yasuda (Kochi Univ. of Tech.)
K. Natori (Univ. of Tsukuba)

INTERNATIONAL ADVISORY COMMITTEE

D. Antoniadis (MIT) Z. J. Li (Tsinghua Univ.)
C. Y. Chang (National Chiao Tung Univ.) S. Namba (Nagasaki Inst. of Applied Science)
G. Declerck (IMEC) Y. Nishi (Stanford Univ.)
L. Eaves (Univ. of Nottingham) K. H. Ploog (Paul-Drude-Inst.)
L. Esaki (Shibaura Inst. of Tech.) T. Sugano (Toyo Univ.)
J. S. Harris (Stanford Univ.) K. Takahashi (Teikyo Univ. of Sci. & Tech.)
K. v. Klitzing (Max-Planck-Inst.) S. Tanaka (SRL)

STEERING COMMITTEE

Chair: M. Morita (Osaka Univ.)

Vice-Chair: T. Hiramoto (Univ. of Tokyo)

Secretary: Y. Fujiwara (Osaka Univ.)

Members: K. Eriguchi (Kyoto Univ.) Y. Setsuhara (Osaka Univ.)
Y. Kamakura (Osaka Univ.) H. Tabata (Osaka Univ.)
S. Maekawa (Renesas) T. Takahashi (Univ. of Tokyo)
M. Nagata (Kobe Univ.) Y. Uraoka (NAIST)
A. Sakai (Nagoya Univ.)

PROGRAM COMMITTEE

Chair: A. Toriumi (Univ. of Tokyo)

Vice-Chair: Y. Hirayama (NTT) H. Matsuoka (Hitachi)

K. Kim (Samsung Electronics)

Secretary: T. Ichiki (Univ. of Tokyo)

Subcommittee Members:

[1] Advanced Gate Stack / Si Processing Science

Chair: Y. Nara (Selete)

Members: T. Aoyama (Fujitsu Labs.) H. Satake (ASET)
H. Hwang (Gwangju Inst. of Sci. & Tech.) K. Shiraishi (Univ. of Tsukuba)
S. Miyazaki (Hiroshima Univ.) Y. Tsunashima (Toshiba)
B. Mizuno (UJT Lab.) R. M. Wallace (Univ. of Texas at Dallas)
A. Sakai (Nagoya Univ.) J. Yugami (Renesas)

[2] Characterization and Materials Engineering for Device Integration

Chair: S. Ogawa (Matsushita Electric)

Members: K. Char (Seoul National Univ.) F. Mizuno (Meisei Univ.)
S. C. Chen (TSMC) M. Nihei (Fujitsu Labs.)
N. Hata (AIST) T. Tatsumi (Sony)
M. Kodera (Toshiba) K. Ueno (NEC)
M. Matsuura (Renesas) T. Yoda (Toshiba)

[3] CMOS Devices / Device Physics

Chair: K. Shibahara (Hiroshima Univ.)

Members: D. Hisamoto (Hitachi) M. Ogawa (Kobe Univ.)
K. Kurimoto (Matsushita Electric) K. Ohuchi (Toshiba)
H. C. Lin (National Chiao Tung Univ.) K. Takeuchi (NEC)
Y. Momiyama (Fujitsu) J. C. S. Woo (UCLA)
H. Oda (Renesas) C. C. Wu (TSMC)

[4] Advanced Memory Technology

Chair: A. Nitayama (Toshiba)

Members: I. Asano (Elpida) H. S. Jeong (Samsung Electronics)
T. Eshita (Fujitsu) T. Kobayashi (Hitachi)
C. Hsu (eMemory Tech.) Y. Ohji (Renesas)
N. Ishiwata (NEC) Y. Yamauchi (Sharp)

[5] Advanced Circuits and Systems

Chair: H. Kobayashi (Gunma Univ.)

Members: R. Fujimoto (Toshiba) K. Masu (Tokyo Tech)
T. Hamasaki (Texas Instruments Japan) M. Mizuno (NEC)
W. H. Ki (Hong Kong Univ. of Sci. & Tech.) H. Yamauchi (Sanyo Electric)
T. Komuro (Agilent Technologies International Japan)

[6] Compound Semiconductor Circuits, Electron Devices and Device Physics

Chair: M. Kuzuhara (Univ. of Fukui)

Members: Y.-J. Chan (National Central Univ.) K. Maezawa (Nagoya Univ.)
 T. Enoki (NTT) A. Nakagawa (New Japan Radio)
 T. Hashizume (Hokkaido Univ.) Y. Ohno (Univ. of Tokushima)
 R. Hattori (Mitsubishi Electric) S. Tanaka (NEC)
 S. Kuroda (Eudina Devices) T. Tanaka (Matsushita Electric)

[7] Photonic Devices and Device Physics

Chair: M. Sugawara (Fujitsu Labs.)

Members: C. Chang-Hasnain Y. Lee (Hitachi)
 (Univ. of California, Berkeley) L. Lester (Univ. of New Mexico)
 M. Ezaki (Toshiba) S. Noda (Kyoto Univ.)
 T. Hatta (Mitsubishi Electric) M. Tokushima (NEC)
 K. Komori (AIST) O. Wada (Kobe Univ.)

[8] Advanced Material Synthesis and Crystal Growth Technology

Chair: H. Yamaguchi (NTT)

Members: H. Asahi (Osaka Univ.) Y. Ochiai (NEC)
 Y. Awano (Fujitsu) S. Shimomura (Osaka Univ.)
 T. Fukui (Hokkaido Univ.) M. Tanaka (Univ. of Tokyo)
 Y. Nanishi (Ritsumeikan Univ.) K. Yamaguchi
 R. Nötzel (Eindhoven Univ. of Tech.) (Univ. of Electro-Communications)

[9] Physics and Applications of Novel Functional Materials and Devices

Chair: Y. Takahashi (Hokkaido Univ.)

Members: T. Fujisawa (NTT) Y. Nakamura (NEC)
 K. Ishibashi (RIKEN) Y. Ohno (Tohoku Univ.)
 K. Matsumoto (Osaka Univ.) B. G. Park (Seoul National Univ.)
 H. Mizuta (Tokyo Tech) M. Tabe (Shizuoka Univ.)
 J. Motohisa (Hokkaido Univ.) T. Usuki (Fujitsu)

[10] Organic Materials Science, Device Physics, and Applications

Chair: K. Kudo (Chiba Univ.)

Members: M. Iwamoto (Tokyo Tech) Y. W. Park (Seoul National Univ.)
 T. Kamata (AIST) T. Sano (Sanyo Electric)
 K. Kato (Niigata Univ.) A. Sugimura (Osaka Sangyo Univ.)
 Y. Ohmori (Osaka Univ.) H. Usui (Tokyo Univ. of Agri. & Tech.)

[11] Micro / Nano Electromechanical and Bio-Systems

Chair: H. Tabata (Osaka Univ.)

Members: S. A. Contera (Univ. of Oxford) K. Sawada (Toyohashi Univ. of Tech.)
 T. Nishimoto (Shimadzu) H. Sugihara (Matsushita Electric)
 H. Oana (Univ. of Tokyo) Y. Takamura (JAIST)
 T. Ono (Tohoku Univ.) Y. Yoshino (Murata Mfg.)

Persons in charge of online paper submission and registration:

M. Nagata (Kobe Univ.) Y. Kamakura (Osaka Univ.)

SECRETARIAT

c/o Inter Group Corp.
 Toranomom Takagi Bldg., 1-7-2,
 Nishishinbashi, Minato-ku,
 Tokyo 105-0003, Japan
 TEL: +81-3-3597-1108
 FAX: +81-3-3597-1097
 E-mail: ssdm@intergroup.co.jp


SSDM 2005 is subsidized by the following organizations:

* The Ministry of Education, Culture, Sports, Science and Technology


* Commemorative Organization for the Japan World Exposition ('70)

SSDM 2005 Floor Map, International Conference Center Kobe

1F




3F




SSDM 2005 Floor Map, International Conference Center Kobe

4F



5F




Shimin-Hiroba Station and the second floor of International Conference Center Kobe are connected by roofed pedestrian walkways. Please go up to the third floor for registration.

SSDM 2005 Floor Map, Portopia Hotel


KAIRAKU banquet & luncheon room

B1F




The second floor of the Portopia Hotel and International Conference Center Kobe are connected by roofed pedestrian walkways. Please go down to B1 floor for the banquet (September 13) and the luncheon (September 15).

Access to International Conference Center Kobe




After getting out of the ticket gate of Shimin-Hiroba Sta., please walk to the right through roofed pedestrian walkways, which lead to the second floor of International Conference Center Kobe and the Portopia Hotel.

Rail Map



Access to International Conference Center Kobe

Transportation to the Venue of SSDM 2005



CAUTION

A taxi from Kansai International Airport direct to International Conference Center Kobe would cost you more than 20,000 yen.